

1

1

r ro

2445 **OSCILLOSCOPE**

SERVICE

INSTRUCTION MANUAL



WARNING

THE FOLLOWING SERVICING INSTRUCTIONS ARE FOR USE BY QUALIFIED PERSONNEL ONLY. TO AVOID PERSONAL INJURY, DO NOT PERFORM ANY SERVICING OTHER THAN THAT CONTAINED IN OPERATING INSTRUCTIONS UNLESS YOU ARE QUALIFIED TO DO SO. REFER TO OPERATORS SAFETY SUMMARY AND SERVICE SAFETY SUMMARY PRIOR TO PERFORMING ANY SERVICE.

PLEASE CHECK FOR CHANGE INFORMATION AT THE REAR OF THIS MANUAL.

2445 OSCILLOSCOPE

SERVICE

INSTRUCTION MANUAL

Tektronix, Inc. P.O. Box 500 Beaverton, Oregon 97077

Serial Number

070 0000 00

. . .

- -

- -

First Printing, IAM 1092

Copyright © 1983 Tektronix, Inc. All rights reserved. Contents of this publication may not be reproduced in any form without the written permission of Tektronix, Inc.

Products of Tektronix, Inc. and its subsidiaries are covered by U.S. and foreign patents and/or pending patents.

TEKTRONIX, TEK, SCOPE-MOBILE, and registered trademarks of Tektronix, Inc. TELEQUIPMENT is a registered trademark of Tektronix U.K. Limited.

Printed in U.S.A. Specification and price change privileges are reserved.

INSTRUMENT SERIAL NUMBERS

Each instrument has a serial number on a panel insert, tag, or stamped on the chassis. The first number or letter designates the country of manufacture. The last five digits of the serial number are assigned sequentially and are unique to each instrument. Those manufactured in the United States have six unique digits. The country of manufacture is identified as follows:

- B000000 Tektronix, Inc., Beaverton, Oregon, USA
- 100000 Tektronix Guernsey, Ltd., Channel Islands
- 200000 Tektronix United Kingdom, Ltd., London
- 300000 Sony/Tektronix, Japan
- 700000 Tektronix Hoiland, NV, Heerenveen, The Netherlands

Page

TABLE OF CONTENTS

	Page
LIST OF ILLUSTRATIONS	iv
LIST OF TABLES	v
OPERATORS SAFETY SUMMARY,	vi
SERVICING SAFETY SUMMARY	vii

SECTION 1 SPECIFICATION

ł

. .

INTRODUCTION	1-1
PERFORMANCE CONDITIONS	1-1

SECTION 2 OPERATING INFORMATION

PREPARATION FOR USE	2-1
SAFETY CONSIDERATIONS	2-1
LINE VOLTAGE SELECTION	2.1
LINE FUSE	2-1
POWER CORD	2-1
INSTRUMENT COOLING	2-2
START-UP	2-2
REPACKAGING FOR	
SHIPMENT	2-2
CONTROLS, CONNECTORS,	
AND INDICATORS	
POWER AND DISPLAY	2-4
VERTICAL	2-5
HORIZONTAL AND DELTA	
MEASUREMENT	2-7
TRIGGER	2-10
REAR PANEL	2-12
READOUT DISPLAY	2-13
OPERATING CONSIDERATIONS	2-15
GRATICULE	2-15
TIME AND VOLTAGE	
MEASUREMENTS	
GROUNDING	2-15
SIGNAL CONNECTIONS	2-16
INPUT-COUPLING	
CAPACITOR PRECHARGING	2-16
EXTERNAL TRIGGERING	2-16

OPERATOR'S CHECKS	
AND ADJUSTMENTS	2-17
INTRODUCTION	2-17
INITIAL SETUP	2-17
TRACE ROTATION	
ADJUSTMENT	2.17
ASTIGMATISM ADJUSTMENT	2-18
AUTO DC BALANCE	
ADJUSTMENT	2-18
PROBE LOW-FREQUENCY	
COMPENSATION	2-18
MATCHING CHANNEL 2	
DELAY	2-19
AMPLITUDE CHECK	2-20
TIMING CHECK	2-20

SECTION 3 THEORY OF OPERATION

INTRODUCTION	3-1
SECTION ORGANIZATION	3-1
HYBRID AND INTEGRATED	
CIRCUIT DESCRIPTIONS	3-1
BLOCK DIAGRAM	3-1
BLOCK DESCRIPTION	3-1
DETAILED CIRCUIT	
DESCRIPTION	3-5
INTRODUCTION	3-5
PROCESSOR AND DIGITAL	
CONTROL	3-5
ANALOG CONTROL	3-9
FRONT-PANEL CONTROLS	3.12
ATTENUATORS AND	
PREAMPLIFIERS	3-14
DISPLAY SEQUENCER,	
TRIGGERS, AND SWEEPS	3-17
VERTICAL CHANNEL SWITCH	
AND OUTPUT AMPLIFIERS	3-23
RÉADOUT	3-27
HIGH VOLTAGE PÓWÉR	
SUPPLY AND CRT	3-35
LOW VOLTAGE POWER	
SUPPLY	3-40

TABLE OF CONTENTS (cont)

Page

SECTION 3 THEORY OF OPERATION (cont)

LOW VOLTAGE	
REGULATORS	3-45
POWER DISTRIBUTION	3-47
INTERCONNECTIONS	3-47

SECTION 4 PERFORMANCE CHECK AND FUNCTIONAL VERIFICATION PROCEDURE

INTRODUCTION	4-1
PREPARATION	4-1
VERTICAL	4-4
TRIGGERING	4-14
HORIZONTAL	4-18
CALIBRATOR, EXTERNAL	
Z-AXIS AND GATE OUTPUTS	4-26
ADDITIONAL FUNCTIONAL	
VERIFICATION	4-28

SECTION 5 ADJUSTMENT PROCEDURE

	5-1
PARTIAL PROCEDURES	5-1
POWER SUPPLIES	5-2
CRT ADJUSTMENTS	5-4
DAC REF, CH 1 AND CH 2	
INPUT CAPACITANCE, AND	
VERTICAL READOUT JITTER	
ADJUSTMENTS	5-7
AUTOMATIC CALIBRATION	
CONSTANTS, HORIZONTAL	
AND VERTICAL GAIN,	
CENTERING, AND TRANSIENT	
RESPONSE ADJUSTMENTS	5-9
CAL 01-HORIZONTAL	5-9
CAL 02-VERTICAL	5-12
CAL 03-TRIGGERING	5-14
CAL 04 CH 2 DELAY	
ENABLE/DISABLE	5-15

Page

DYNAMIC CENTERING,	
CRT TERMINATION,	
VERTICAL GAIN,	
VERTICAL CENTERING,	
TRANSIENT RESPONSE, HF ADJ,	
READOUT JITTER,	
DC BALANCE, AND	
X-Y PHASE DIFFERENTIAL	
ADJUSTMENTS 5-10	6

SECTION 6 MAINTENANCE

STATIC-SENSITIVE	
COMPONENTS	6-1
PREVENTIVE MAINTENANCE	
INTRODUCTION	6-2
GENERAL CARE	6-2
INSPECTION AND	
CLEANING	6-2
LUBRICATION	6-4
SEMICONDUCTOR CHECKS	6-4
PERIODIC READJUSTMENT	6-4
TROUBLESHOOTING	6-5
INTRODUCTION	6-5
TROUBLESHOOTING AIDS	6-5
TROUBLESHOOTING	
EQUIPMENT	6-6
TROUBLESHOOTING	
TECHNIQUES	6-6
DIAGNOSTIC ROUTINES	6-9
CORRECTIVE MAINTENANCE	
INTRODUCTION	6-18
MAINTENANCE	
PRECAUTIONS	6-18
OBTAINING REPLACEMENT	
PARTS	
MAINTENANCE AIDS	
INTERCONNECTIONS	6-19
TRANSISTORS, INTEGRATED	
CIRCUITS, AND HYBRID	
CIRCUITS	
SOLDERING TECHNIQUES	6-20
REMOVALAND	
REPLACEMENT	
INSTRUCTIONS.	6-22

TABLE OF CONTENTS (cont)

SECTION 7 OPTIONS

1

1

Page

INTRODUCTION	7-1
OPTION 22	7-1
OPTION 1R	7-1
POWER CORD OPTIONS	7-1
FUTURE OPTIONS	7-2

SECTION 8	REPLACEABLE ELECTRICAL PARTS
SECTION 9	DIAGRAMS
SECTION 10	REPLACEABLE MECHANICAL PARTS ACCESSORIES

CHANGE INFORMATION

LIST OF ILLUSTRATIONS

The 2445 Oscilloscope viii 2:1 Line selector switch, line fuse, and detachable power cord. 2:2 2:2 Power and display controls 2:4 2:3 Vertical controls and CH 1 OR X and CH 2 connectors. 2:5 2:4 Channel 4 and Kannel 4 controls and contextors and CALIBRATOR output 2:6 2:5 Horizontal and detta measurement controls 2:7 2:6 Trigger controls and indicators. 2:10 2:7 Readout display locations. 2:13 2:8 Readout display locations. 2:14 2:9 Graticule measurement markings 2:15 2:10 Probe low-frequency compensation. 2:19 3:11 Block diagram. 3:2 2:2 Address timing 3:11 3:4 Front-Panel Switch matrix 3:13 3:5 Scale Illumination circuit 3:12 3:4 Front-Panel Switch matrix 3:32 3:4 Beadout display priorities 3:23 3:10 De Restorer circuit 3:33 3:10 De Restorer circuit 3:34 3:11 Timing of Refresh Prioritize	Figure		Page
22 Power and display controls 24 23 Vertical controls and CH 1 OR X and CH 2 connectors. 25 44 Channel 3 and Charnel 4 controls and connectors and CALIBRATOR output 26 45 Horizontal and delta measurement controls 27 26 Trigger controls and indicators. 210 27 Rear-panel controls and connectors. 213 28 Readout display locations. 214 29 Graticule measurement markings 215 210 Probe low-frequency compensation. 219 311 Block diagram. 32 32 Address decoding 311 34 Front-Panel Switch matrix 313 35 Scale Illumination circuit 311 34 Front-Panel Switch matrix 313 35 Scale Illumination circuit 313 36 Beadout display prioritizer. 322 37 Developing the readout display 328 37 Developing the readout display for the Inverter Drive signals. 341 310 Dc Restorer circuit 333 311 Diming of Refre		The 2445 Oscilloscope	vili
22 Power and display controls 24 23 Vertical controls and CH 1 OR X and CH 2 connectors. 25 44 Channel 3 and Charnel 4 controls and connectors and CALIBRATOR output 26 25 Horizontal and delta measurement controls 27 26 Trigger controls and indicators. 210 27 Rear-panel controls and connectors. 213 28 Readout display locations. 214 29 Graticule measurement markings 215 210 Probe low-frequency compensation. 219 311 Block diagram. 32 32 Address decoding 311 34 Front-Panel Switch matrix 313 35 Scale Illumination circuit 317 36 Scale Illumination circuit 313 37 Developing the readout display 328 37 Developing the readout display 328 38 Readout display prioritizer. 333 39 Timing of Refresh Prioritizer. 333 310 De Restorer circuit 338 311 Timing of Refresh Prioritizer.			
2.3 Vertical controls and CH 1 OR X and CH 2 connectors. 2.5 2.4 Channel 3 and Channel 4 controls and connectors and CALIBRATOR output 2.6 2.5 Horizontal and delta measurement controls 2.7 2.6 Trigger controls and indicators. 2.10 2.7 Rear-panel controls and connectors. 2.13 2.8 Readout display locations. 2.14 2.9 Address decoding. 2.15 2.10 Probe low-frequency compensation. 2.19 3.1 Block diagram. 3.2 3.2 Address decoding. 3.7 3.3 Accept address timing. 3.11 3.4 Front-Panel Switch matrix 3.13 3.5 Scale Illumination circuit 3.17 3.6 Sweep generator 3.22 3.7 Developing the readout display 3.23 3.8 Readout display priorities 3.32 3.9 Timing of Refresh Prioritizer 3.33 3.10 De Restore circuit 3.32 3.11 Timing relationships of the Inverter Drive signals 3.41 3.11 Timing relatio			
24 Channel 3 and Channel 4 controls and connectors and CALIBRATOR output 2-6 215 Horizontal and delta measurement controls 2-7 26 Trigger controls and indicators. 2-10 27 Rearbanel controls and connectors. 2-11 28 Readout display locations. 2-12 29 Graticule measurement markings. 2-14 29 Graticule measurement markings. 2-15 210 Probe low-frequency compensation. 2-19 31 Block diagram. 3-2 32 Address decoding 3-7 33 Accept address timing 3-11 34 Front-Panel Switch matrix 3-13 35 Sale Illumination circuit 3-17 36 Sweep generator 3-22 37 Developing the readout display 3-28 38 Readout display prioritizer 3-33 39 Do Restore circuit 3-33 310 De Restore circuit 3-42 311 Timing of Refresh Prioritizer 3-33 312 Simplified schematic or control network 3-42			
2.5Horizontal and deita measurement controls2-72.6Trigger controls and indicators.2-102.7Rear-panel controls and connectors.2-132.8Readout display locations.2-142.9Graticule measurement markings2-152.10Probe low-frequency compensation.2-193.1Block diagram.3-23.3Accept address timing3-113.4Front-Panel Switch matrix3-133.5Scale Illumination circuit3-113.6Sweep generator3-223.7Developing the readout display3-223.8Readout display priorities3-323.9Timing of Refresh Prioritizer3-333.10De Restorer circuit3-343.11Simplified schematic of control network3-426-1Multipin connector orientation6-66-2Rear panel removal6-236-3Ribbon cable removal6-249-1Color codes for resistors and capacitors.9-29-2Semiconductor lead configurations.6-249-3Locating components on schematic diagrams and circuit board illustrations.9-44-Regulator hand.9-44-Biokck diagram.6-249-1Color codes for resistors and capacitors.9-29-2Semiconductor lead configurations.6-249-3Locating components on schematic diagrams and circuit board illustrations.9-44-Stable diagram.6-249-1Ab-Control board.<	2-3		
2-6 Trigger controls and indicators. 2-10 2-7 Rear-panel controls and connectors. 2-13 2-8 Readout display locations. 2-14 2-9 Graticule measurement markings 2-15 2-10 Probe low-frequency compensation. 2-19 3-1 Block diagram. 3-2 3-2 Address decoding 3-1 3-3 Accept address timing 3-11 3-4 Front-Panel Switch matrix 3-13 3-5 Scale Illumination circuit 3-13 3-6 Sweep generator 3-22 3-7 Developing the readout display 3-28 3-8 Readout display priorities 3-32 3-9 Timing of Refresh Prioritizer 3-33 3-10 Dc Restorer circuit 3-38 3-11 Timing of Refresh Prioritizer 3-33 3-12 Simplified schematic ot control network 3-42 6-1 Multipin connector orientation 6-6 6-2 Rear panel removal 6-23 6-3 Ribbon cable removal 6-24 9-1 Co	2-4		
2.7 Rear-panel controls and connectors. 2-13 2.8 Readout display locations. 2-14 2.9 Graticule measurement markings 2-15 2.10 Probe low-frequency compensation. 2-15 2.11 Block diagram. 3-2 3.1 Block diagram. 3-2 3.2 Address decoding 3-7 3.3 Accept address timing 3-11 3.4 Front-Panel Switch matrix 3-13 3.5 Scale Illumination circuit 3-17 3.6 Scale Illumination circuit 3-17 3.6 Scale Illumination circuit 3-13 3.7 Developing the readout display 3-22 3.7 Developing the readout display 3-23 3.9 Timing of Refresh Prioritizer. 3-33 3.10 Dc Restore circuit 3-38 3.11 Timing relationships of the Inverter Drive signals. 3-41 3.12 Simplified schematic ot control network 3-42 6-1 Multipin connector orientation 6-6 6.2 Rear panel removal 6-23	2-5		
2-8 Readout display locations. 2-14 2-9 Graticule measurement markings 2-15 2-10 Probe low-frequency compensation. 2-15 2-11 Block diagram. 2-15 2-2 Address decoding 3-7 3-3 Accept address timing 3-11 3-4 Front-Panel Switch matrix 3-13 3-5 Scale Illumination circuit 3-11 3-6 Sweep generator 3-22 3-7 Developing the readout display 3-23 3-7 Developing the readout display 3-13 3-6 Sweep generator 3-22 3-7 Developing the readout display 3-23 3-8 Readout display priorities 3-32 3-9 Timing of Refresh Prioritizer 3-33 3-10 De Restorer circuit 3-34 3-12 Simplified schematic of control network 3-42 6-1 Multipin connector orientation 6-6 6-2 Rear panel removal 6-24 9-1 Color codes for resistors and capacitors. 6-24 9-1 C	2-6		
2-9 Graticule measurement markings 2-15 2-10 Probe low-frequency compensation. 2-19 3-1 Block diagram. 3-2 3-2 Address decoding 3-7 3-3 Accept address timing 3-11 3-4 Front-Panel Switch matrix 3-13 3-5 Scale Illumination circuit 3-17 3-6 Sweep generator 3-13 3-7 Developing the readout display 3-22 3-7 Developing the readout display 3-28 3-8 Readout display priorities 3-32 3-9 Timing of Refresh Prioritizer 3-33 3-10 De Restorer circuit 3-38 3-11 Timing relationships of the Inverter Drive signals 3-41 3-12 Simplified schematic of control network 3-42 6-1 Multipin connector orientation 6-6 6-2 Rear panel removal 6-23	2-7		
2.10 Probe low-frequency compensation. 2-19 3.1 Block diagram. 3-2 3.2 Address decoding 3-7 3.3 Accept address timing 3-11 3.4 Front-Panel Switch matrix 3-13 3.5 Scale Illumination circuit 3-17 3.6 Sweep generator 3-13 3.7 Developing the readout display 3-28 3.8 Readout display priorities 3-22 3.9 Timing of Refresh Prioritizer 3-33 3.10 De Restore circuit 3-38 3.11 Timing relationships of the Inverter Drive signals 3-41 3.12 Simplified schematic of control network 3-42 6-1 Multipin connector orientation 6-6 6.2 Rear panel removal 6-23 6.3 Ribbon cable removal 6-24 9.1 Color codes for resistors and capacitors. 6-24 9.2 Semiconductor lead configurations. 6-24 9.4 Color code for resistors and capacitors. 6-24 9.1 Color code for resistors and capacitors. 6-24 <td>2-8</td> <td></td> <td></td>	2-8		
3-1 Block diagram. 3-2 3-2 Address decoding 3-7 3-3 Accept address timing 3-11 3-4 Front-Panel Switch matrix 3-13 3-5 Scale Illumination circuit 3-17 3-6 Sweep generator 3-22 3-7 Developing the readout display 3-22 3-7 Developing the readout display 3-28 3-8 Readout display priorities 3-32 3-9 Timing of Refresh Prioritizer 3-33 3-10 De Restore circuit 3-38 3-11 Simplified schematic of control network 3-41 3-12 Simplified schematic of control network 3-42 6-1 Multipin connector orientation 6-6 6-2 Rear panel removal 6-23 6-3 Ribbon cable removal 6-24 9-1 Color codes for resistors and capacitors. 6-24 9-1 Color codes for resistors and capacitors. 6-24 9-1 Color codes for resistor and capacitors. 6-24 9-1 Color codes for resistor and capacitors. 6-24 </td <td>2-9</td> <td></td> <td></td>	2-9		
3-2 Address decoding 3-7 3-3 Accept address timing 3-11 3-4 Front-Panel Switch matrix 3-13 3-5 Scale Illumination circuit 3-17 3-6 Sweep generator 3-22 3-7 Developing the readout display 3-23 3-7 Developing the readout display 3-23 3-9 Timing of Refresh Prioritizer 3-33 3-10 Dc Restorer circuit 3-33 3-11 Timing relationships of the Inverter Drive signals 3-41 3-12 Simplified schematic of control network 3-42 6-1 Multipin connector orientation 6-6 6-2 Rear panel removal 6-23 6-3 Ribbon cable removal 6-24 9-1 Color codes for resistors and capacitors. 6-24 9-2 Semiconductor lead configurations. 6-24 9-3 A6-Front Panel and A7 F	2.10	Probe low-frequency compensation.	2-19
3-2 Address decoding 3-7 3-3 Accept address timing 3-11 3-4 Front-Panel Switch matrix 3-13 3-5 Scale Illumination circuit 3-17 3-6 Sweep generator 3-17 3-7 Sweep generator 3-17 3-6 Sweep generator 3-22 3-7 Developing the readout display 3-28 3-8 Readout display priorities 3-32 3-9 Timing of Refresh Prioritizer 3-33 3-10 Dc Restorer circuit 3-38 3-11 Timing relationships of the Inverter Drive signals 3-41 3-12 Simplified schematic of control network 3-42 6-1 Multipin connector orientation 6-6 6-2 Rear panel removal 6-23 6-3 Ribbon cable removal 6-24 9-1 Color codes for resistors and capacitors. 6-24 9-1 Color codes for resistors and capacitors. 6-24 9-1 Color codes for resistors and capacitors. 6-24 9-2 Semiconductor lead configurations. 6-24	3-1	Block diagram.	3-2
3.3 Accept address timing 3-11 3.4 Front-Panel Switch matrix 3-13 3.5 Scale Illumination circuit 3-17 3.6 Sweep generator 3-22 3.7 Developing the readout display 3-28 3.8 Readout display priorities 3-32 3.9 Timing of Refresh Prioritizer 3-33 3.10 Dc Restorer circuit 3-38 3.11 Timing relationships of the Inverter Drive signals 3-41 3.12 Simplified schematic of control network 3-42 6-1 Multipin connector orientation 6-6 6-2 Rear panel removal 6-23 6-3 Ribbon cable removal 6-24 9-1 Color codes for resistors and capacitors. 6-24 9-2			
3.4 Front-Panel Switch matrix 3.13 3-5 Scale Illumination circuit 3.17 3-6 Sweep generator 3.22 3-7 Developing the readout display 3.28 3-8 Readout display priorities 3.32 3-9 Timing of Refresh Prioritizer 3.33 3-10 Dc Restore circuit 3.38 3-11 Timing of Refresh Prioritizer 3.33 3-10 Dc Restore circuit 3.38 3-11 Timing relationships of the Inverter Drive signals 3.41 3-12 Simplified schematic of control network 3.42 6-1 Multipin connector orientation 6-6 6-2 Rear panel removal 6-24 6-1 Multipin connector orientation 6-6 6-2 Rear panel removal 6-24 9-1 Color codes for resistors and capacitors. 6-24 9-2 Semiconductor lead con			
3-5 Scale Illumination circuit 3-17 3-6 Sweep generator 3-22 3-7 Developing the readout display 3-28 3-8 Readout display priorities 3-32 3-9 Timing of Refresh Prioritizer 3-33 3-10 De Restorer circuit 3-33 3-11 Diming relationships of the Inverter Drive signals 3-34 3-12 Simplified schematic of control network 3-41 3-12 Simplified schematic of control network 3-42 6-1 Multipin connector orientation 6-6 6-2 Rear panel removal 6-2 6-3 Ribbon cable removal 6-23 6-4 Berionductor lead configurations. 6-24 9-1 Color codes for resistors and capacitors. 6-24 <t< td=""><td></td><td>· · ·</td><td></td></t<>		· · ·	
3-6 Sweep generator 3-22 3-7 Developing the readout display 3-28 3-8 Readout display priorities 3-32 3-9 Timing of Refresh Prioritizer 3-33 3-10 De Restorer circuit 3-33 3-11 Timing relationships of the Inverter Drive signals 3-41 3-12 Simplified schematic of control network 3-42 6-1 Multipin connector orientation 6-6 6-2 Rear panel removal 6-23 6-3 Ribbon cable removal 6-23 6-4 P-1 Color codes for resistors and capacitors. 9-2 Semiconductor lead configurations. 6-24 9-1 Color codes for resistors and capacitors. 6-24 9-1 Color codes for resistor and capacitors. 6-24 9-2 Semiconductor lead configurations. 6-24 9-3 A5Control board. 6-25 9			
 3-7 Developing the readout display			
3-8 Readout display priorities. 3-32 3-9 Timing of Refresh Prioritizer. 3-33 3-10 Dc Restorer circuit 3-33 3-11 Diming relationships of the Inverter Drive signals. 3-34 3-12 Simplified schematic of control network 3-41 3-12 Simplified schematic of control network 3-42 6-1 Multipin connector orientation 6-6 6-2 Rear panel removal 6-26 6-3 Ribbon cable removal 6-27 6-4 Rear panel removal 6-28 6-5 Rear panel removal 6-29 6-6 Rear panel removal 6-20 6-7 Rear panel removal 6-23 6-8 Rear panel removal 6-24 9-1 Color codes for resistors and capacitors. 6-24 9-2 Semiconductor lead			
3.9Timing of Refresh Prioritizer3-333-10Dc Restorer circuit3-383-11Timing relationships of the Inverter Drive signals.3-413-12Simplified schematic of control network3-426-1Multipin connector orientation6-66-2Rear panel removal6-236-3Ribbon cable removal6-236-3Ribbon cable removal6-249-1Color codes for resistors and capacitors.9-2Semiconductor lead configurations.9-3Locating components on schematic diagrams and circuit board illustrations.9-42445 block diagram.9-5A5-Control board.9-6A6-Front Panel and A79-7Circuit view of A6-Front Panel.9-8A1-Main and A8-Scale Illumination boards.9-9A14- Dynamic Centering board.9-10A4-Readout board.9-11A9-High Voltage board.9-12A2-Regulator and A3-Inverter boards.			
 3-10 Dc Restorer circuit			
 3.11 Timing relationships of the Inverter Drive signals. 3.41 3.12 Simplified schematic of control network 3.42 6.1 Multipin connector orientation 6.6 6.2 Rear panel removal 6.3 Ribbon cable removal 6.4 9.1 Color codes for resistors and capacitors. 9.2 Semiconductor lead configurations. 9.3 Locating components on schematic diagrams and circuit board illustrations. 9.4 2445 block diagram. 9.5 A5-Control board. 9.6 A6-Front Panel and A7 Front Panel Variable boards. 9.7 Circuit view of A6-Front Panel. 9.8 A1-Main and A8-Scale Illumination boards. 9.9 A14- Dynamic Centering board. 9.10 A4-Readout board. 9.11 A9-High Voltage board. 9.12 A2-Regulator and A3-Inverter boards. 			
 3.12 Simplified schematic of control network	u . b		
 6-1 Multipin connector orientation	•		
 6-2 Rear panel removal	3-12		0 42
 6-3 Ribbon cable removal	6-1		
 9-1 Color codes for resistors and capacitors. 9-2 Semiconductor lead configurations. 9-3 Locating components on schematic diagrams and circuit board illustrations. 9-4 2445 block diagram. 9-5 A5-Control board. 9-6 A6-Front Panel and A7 Front Panel Variable boards. 9-7 Circuit view of A6-Front Panel. 9-8 A1-Main and A8Scale Illumination boards. 9-9 A14- Dynamic Centering board. 9-10 A4-Readout board. 9-11 A9-High Voltage board. 9-12 A2-Regulator and A3-Inverter boards. 	6-2		
 9-2 Semiconductor lead configurations. 9-3 Locating components on schematic diagrams and circuit board illustrations. 9-4 2445 block diagram. 9-5 A5-Control board. 9-6 A6-Front Panel and A7 Front Panel Variable boards. 9-7 Circuit view of A6-Front Panel, 9-8 A1-Main and A8Scale Illumination boards. 9-9 A14- Dynamic Centering board. 9-10 A4-Readout board. 9-11 A9-High Voltage board. 9-12 A2-Regulator and A3-Inverter boards. 	6-3	Ribbon cable removal	6-24
 9-3 Locating components on schematic diagrams and circuit board illustrations. 9-4 2445 block diagram. 9-5 A5-Control board. 9-6 A6-Front Panel and A7 Front Panel Variable boards. 9-7 Circuit view of A6-Front Panel. 9-8 A1-Main and A8Scale Illumination boards. 9-9 A14- Dynamic Centering board. 9-10 A4-Readout board. 9-11 A9-High Voltage board. 9-12 A2-Regulator and A3-Inverter boards. 	9-1	Color codes for resistors and capacitors.	
 9-4 2445 block diagram. 9-5 A5-Control board. 9-6 A6-Front Panel and A7 Front Panel Variable boards. 9-7 Circuit view of A6-Front Panel. 9-8 A1-Main and A8Scale Illumination boards. 9-9 A14- Dynamic Centering board. 9-10 A4-Readout board. 9-11 A9-High Voltage board. 9-12 A2-Regulator and A3-Inverter boards. 	9-2	Semiconductor lead configurations.	
 9-4 2445 block diagram. 9-5 A5-Control board. 9-6 A6-Front Panel and A7 Front Panel Variable boards. 9-7 Circuit view of A6-Front Panel. 9-8 A1-Main and A8Scale Illumination boards. 9-9 A14- Dynamic Centering board. 9-10 A4-Readout board. 9-11 A9-High Voltage board. 9-12 A2-Regulator and A3-Inverter boards. 	9-3	Locating components on schematic diagrams and circuit board illustrations.	
 9-5 A5-Control board. 9-6 A6-Front Panel and A7 Front Panel Variable boards. 9-7 Circuit view of A6-Front Panel. 9-8 A1-Main and A8Scale Illumination boards. 9-9 A14- Dynamic Centering board. 9-10 A4-Readout board. 9-11 A9-High Voltage board. 9-12 A2-Regulator and A3-Inverter boards. 	9-4		
 9-6 A6-Front Panel and A7 Front Panel Variable boards. 9-7 Circuit view of A6-Front Panel, 9-8 A1-Main and A8-Scale Illumination boards. 9-9 A14- Dynamic Centering board. 9-10 A4-Readout board. 9-11 A9-High Voltage board. 9-12 A2-Regulator and A3-Inverter boards. 	•	-	
 9-7 Circuit view of A6—Front Panel. 9-8 A1—Main and A8—Scale Illumination boards. 9-9 A14- Dynamic Centering board. 9-10 A4—Readout board. 9-11 A9—High Voltage board. 9-12 A2—Regulator and A3—Inverter boards. 			
 9-8 A1-Main and A8Scale Humination boards. 9-9 A14- Dynamic Centering board. 9-10 A4-Readout board. 9-11 A9-High Voltage board. 9-12 A2-Regulator and A3-Inverter boards. 		Circuit view of A6–Front Panel.	
 9-9 A14- Dynamic Centering board. 9-10 A4-Readout board. 9-11 A9-High Voltage board. 9-12 A2-Regulator and A3-Inverter boards. 			
 9-10 A4-Readout board. 9-11 A9-High Voltage board. 9-12 A2-Regulator and A3-Inverter boards. 			
 9-11 A9—High Voltage board. 9-12 A2—Regulator and A3—Inverter boards. 			
9-12 A2-Regulator and A3-Inverter boards.			
	-		
	9-13	A10—Fan Motor board.	

LIST OF TABLES

I

Table		Page
1-1	Electrical Characteristics.	1-2
1-2	Environmental Characteristics	1-10
1.3	Mechanical Characteristics.	
2-1	Voltage, Fuse, and Power-Cord Data	2-3
	Intensity Control.	2 20
3-1	,	
3-2 3-3	Trigger Source Selection	
	Horizontal Display Selection	
3-4 3-5	Blanking and Intensity Control Selection	
3-5 3-6	Readout Display Mode Selection	
3-0 3-7	Operation of Prioritizer Shift Register	
3-7	Operation of Prioritizer Shift Register	3-3Z
4-1	Test Equipment Required	4-2
4-2	Accuracy Limits (vertical).	
4-3	CH 3 and CH 4 Accuracy Limits.	
4-4	CH 1 or CH 2 Triggering Conditions	
4-5	CH 3 or CH 4 Triggering Conditions	
4.6	Settings for A and B Timing Accuracy Checks and A Cursor Accuracy Limits	
4-7	Horizontal Timing Accuracy Checked Against the Graticule	
4-8	Delta Time Display Accuracy.	4-22
4-9	Delayed Sweep Delta Time Accuracy	4-23
F 1	Power Supply Voltage and Ripple Tolerances	5.3
5-1 5-2	Horizontal Timing.	
	•	
5-3 5-4	Horizontal Timing.	
5-4	Vertical Calibration Signals	
5-5		5-15
6-1	Susceptibility to Static Discharge Damage	6-1
6-2	External Inspection Check List	
6-3	Internal Inspection Check List	6-3
6-4	Sequence of Diagnostic Tests and Exerciser Routines	
6-5	Kernel Test Failure Codes.	6-13
6-6	Front-Panel LED Option Codes	6-13
6-7	Front-Panel LED Device Codes	6-13
6-8	Potentiometer Code Numbers	6-15
6-9	DAC Multiplexer "D" Codes	
6-10	Pots and Switches Column and Row Code Definitions	
6-11	Maintenance Alds	6-19

OPERATORS SAFETY SUMMARY

The general safety information in this part of the summary is for both operating and servicing personnel. Specific warnings and cautions will be found throughout the manual where they apply and do not appear in this summary.

Terms in This Manual

CAUTION statements identify conditions or practices that could result in damage to the equipment or other property.

WARNING statements identify conditions or practices that could result in personal injury or loss of life,

Terms as Marked on Equipment

CAUTION indicates a personal injury hazard not immediately accessible as one reads the markings, or a hazard to property, including the equipment itself.

DANGER indicates a personal injury hazard immediately accessible as one reads the marking.

Symbols in This Manual



This symbol indicates where applicable cautionary or other information is to be found. For maximum input voltage see Table 1-1.

Symbols as Marked on Equipment



DANGER -- High voltage.



Protective ground (earth) terminal.



ATTENTION - Refer to manual.

Power Source

This product is intended to operate from a power source that does not apply more than 250 volts rms between the supply conductors or between either supply conductor and ground. A protective ground connection by way of the grounding conductor in the power cord is essential for safe operation.

Grounding the Product

This product is grounded through the grounding conductor of the power cord. To avoid electrical shock, plug the power cord into a properly wired receptacle before connecting to the product input or output terminals. A protective ground connection by way of the grounding conductor in the power cord is essential for safe operation.

Danger Arising From Loss of Ground

Upon loss of the protective-ground connection, all accessible conductive parts (including knobs and controls that may appear to be insulating) can render an electric shock.

Use the Proper Power Cord

Use only the power cord and connector specified for your product.

Use only a power cord that is in good condition.

For detailed information on power cords and connectors see Table 2-1.

Use the Proper Fuse

To avoid fire hazard, use only a fuse of the correct type, voltage rating and current rating as specified in the parts list for your product.

Do Not Operate in Explosive Atmospheres

To avoid explosion, do not operate this product in an explosive atmosphere unless it has been specifically certified for such operation.

Do Not Remove Covers or Panels

To avoid personal injury, do not remove the product covers or panels. Do not operate the product without the covers and panels properly installed.

SERVICING SAFETY SUMMARY

FOR QUALIFIED SERVICE PERSONNEL ONLY

Refer also to the preceding Operators Safety Summary.

Do Not Service Alone

Do not perform internal service or adjustment of this product unless another person capable of rendering first aid and resuscitation is present.

Use Care When Servicing With Power On

Dangerous voltages exist at several points in this product. To avoid personal injury, do not touch exposed connections or components while power is on. Disconnect power before removing protective panels, soldering, or replacing components.

Power Source

This product is intended to operate from a power source that does not apply more than 250 volts rms between the supply conductors or between either supply conductor and ground. A protective ground connection by way of the grounding conductor in the power cord is essential for safe operation.



The 2445 Oscilloscope.

SPECIFICATION

INTRODUCTION

The TEKTRONIX 2445 Oscilloscope is a portable 150-MHz instrument having a four-channel vertical deflection system. Channel 1 and Channel 2 provide calibrated deflection factors from 2 mV per division to 5 V per division. For each of these channels, input impedance is selectable between two values: either 1 M Ω in parallel with 15 pF, or 50 Ω internal termination. Input-signal coupling with 1-M Ω impedance can be selected as either AC or DC, Channel 3 and Channel 4 have deflection factors of either 0.1 V or 0.5 V per division. Each of these channels has an input impedance of 1 M Ω in parallel with 15 pF, with DC input-signal coupling. Trigger circuits enable stable triggering over the full bandwidth of the vertical system.

The horizontal deflection system provides calibrated sweep speeds from 1.5 s per division to 1 ns per division. Drive for the horizontal deflection system is obtained from a choice of A, B delayed, A alternated with B delayed sweeps, or CH 1 (for the X-Y display mode).

The 2445 incorporates alphanumeric crt readouts of the vertical and horizontal scale factors, the trigger levels, time-difference measurement values, voltage-difference measurement values, and certain auxiliary information.

The 2445 Oscilloscope is shipped with the following standard accessories:

2 Probe packages

- 1 Snap-lock accessories pouch
- 1 Zip-lock accessories pouch
- 1 Operators manual
- 1 Service manual
- 1 Power cord (installed)
- 1 2-A, 250-V fuse
- 1 Clear plastic crt filter
- 1 Blue plastic crt filter (installed)
- 1 Front-panel cover
- 1 Operators pocket reference guide

For part numbers and further information about both standard and optional accessories, refer to either "Options and Accessories" (Section 7) in the Operators manual or the Accessories information at the rear of this manual. Your Tektronix representative or local Tektronix Field Office can also provide accessories information and ordering assistance.

PERFORMANCE CONDITIONS

The following electrical characteristics (Table 1-1) are valid for the 2445 when it has been adjusted at an ambient temperature between $+20^{\circ}$ C and $+30^{\circ}$ C, has had a warm-up period of at least 20 minutes, and is operating at an ambient temperature between -15° C and $+55^{\circ}$ C (unless otherwise noted).

Items listed in the "Performance Requirements" column are verifiable qualitative or quantitative limits that define the measurement capabilities of the instrument.

Environmental characteristics are given in Table 1-2. The 2445 Oscilloscope meets the environmental requirements of MIL-T-28800C for Type III, Class 3, Style C equipment; tested as per paragraph 4.5.5.1.2.2 for humidity, 4.5.5.1.3 for low temperature, and 4.5.5.1.4 for high temperature,

Mechanical characteristics of the 2445 are listed in Table 1-3.

	Table 1-1 Electrical Characteristic	\$	
Characteristics		Performance Requirement	<u></u>
VERTICAL DEFLECT	ION SYSTEM-CHANN	EL 1 AND CHANNEL 2	
Deflection Factor	· · · · · · · · · · · · · · · · · · ·		
Range	2 mV per division	to 5 V per division in a 1-2-	5 sequence of 11 steps.
Accuracy +15°C to +35°C	Within ±2% at an centered on the s	γ VOLTS/DIV setting for a 4 creen.	1- or 5-division signal
–15°C to +15°C and +35°C to +55°C	Add 1% to +15°C	C-to-+35°C specification. ^a	
ΔV Accuracy (using cursors over entire graticule area)			
+15°C to +35°C	+ (1.25% of readi	ng + 0.03 division + signal ab	errations).
-15° C to $+15^{\circ}$ C and $+35^{\circ}$ C to $+55^{\circ}$ C	Add 1% of readin	g to +15°C-to-+35°C specific	cation. ^a
ΔV Range	± 8 times the VO	LTS/DIV switch setting. ^a	
Variable Range		iable between VOLTS/DIV s of the 5 V per division settin	
Frequency Response		ence signal from a terminated V control in calibrated deten	
	VOLTS/DIV setting	-3 dB bandwidth with standard-accessory probe or internal 50-Ω termination	 4.7 dB bandwidth with 50-Ω external termination on 1-MΩ input
15°C to +55°C	2 mV	DC to 80 MHz	DC to 80 MHz
 –15°C to +35°C	5 mV or greater	DC to 150 MHz	DC to 150 MHz ^a
+35°C to +55°C	5 mV or greater	DC to 100 MHz ^a	DC to 100 MHz ^a
AC Coupled Lower -3 dB Point	······		
1X Probe	10 Hz or less. ^a		
10X Probe	1 Hz or less.		
Step Response Rise Time	2.33 ns or less fo (calculated).ª	r VOLTS/DIV switch setting	s of 5 mV and up
	4.4 ns or less for	VOLTS/DIV switch setting of	of 2 mV (calculated). ^a
	Rise time calcula	ted from: bandwidth x rise	time = 0.35.

Table 1-1

	Table 1-1 (cont)		
Characteristics	Performanc	e Requirements	
VERTICAL DEFLECTION	SYSTEM-CHANNEL 1 AND CHAN	NEL 2 (cont)	
Common-mode Rejection Ratio (CMRR)	At least 20:1 at 50 MHz for com or less, with VAR VOLTS/DIV c 50 kHz at any VOLTS/DIV switc least 20:1 at 20 MHz at 2 mV pe		
Channel Isolation	100:1 or greater attenuation of t 50:1 or greater attenuation at 15 signal from 2 mV per division to VOLTS/DIV switch settings on b		
Displayed Channel 2 Signal Delay with Respect to Channel 1 Signal	Adjustable through a range of at	least -500 ps to +500 ps.	
Input R and C (1 MΩ) Resistance	1 MΩ ±0.5%. ^a		
Capacitance	15 pF ±2 pF. ^a		
Maximum Input Voltage	400 V (dc + peak ac); 800 V p-p ac at 10 kHz or less. ^a		
Input R (50 Ω) Resistance	50 Ω ±1%. ^a		
VSWR (DC to 150 MHz)	1.3:1 or less. ⁸		
Maximum Input Voltage (Dc Coupling Only)	5 V rms; 0.5 W seconds during a voltage from 5 V to 50 V.	ny 1-s interval for instantaneous	
Cascaded Operation	CH 2 SIGNAL OUT into Channel 50- Ω RG-58C/U coaxial cable, te input. Channel 1 and Channel 2 V	rminated in 50 Ω at the Channel 1	
Bandwidth	Dc to 50 MHz or greater.		
Deflection Factor	400 μ V per division ±10%.		
VERTICAL DEFLECTI	ON SYSTEM-CHANNEL 3 AND CHA	ANNEL 4	
Deflection Factor			
Values	0.1 V per division and 0.5 V per division.		
Accuracy	Within ±10%.		
Frequency Response	Six-division reference signal, from	a terminated 50- Ω system.	
	-3 dB Bandwidth with standard accessory probe	-4.7 dB Bandwidth with external 50- Ω termination	
	DC to 150 MHz	DC to 150 MHz	

^aPerformance Requirement not checked in manual.

1	Table 1-1 (cont)
Characteristics	Performance Requirements
VERTICAL DEFLECTION SYS	STEM-CHANNEL 3 AND CHANNEL 4 (cont)
Step Response	
Rise Time	2.33 ns or less (calculated from bandwidth). ^a
Channel Isolation	50:1 or greater attenuation of the deselected channel at 100 MHz with an eight-division input signal.
Input R and C	
Resistance	1 MΩ ±1%. ^ª
Capacitance	15 pF ±3 pF.ª
Maximum Input Voltage	400 V (dc + peak ac); 800 V p-p ac at 10 kHz or less. ^a
VERTICAL DEFLE	CTION SYSTEM-ALL CHANNELS
Low-frequency Linearity	0.1 division or less compression or expansion of a two-division, center-screen signal when positioned anywhere within the graticule area.
Bandwidth Limiter	Reduces upper 3-dB bandpass to a limit of 13 MHz to 24 MHz.
Vertical Signal Delay	At least 20 ns of the sweep is displayed before the triggering event is displayed. ^a
Chopped Mode Switching Rate	Vertical display switches sequentially through the selected channels at the chop switching rate. If the B SEC/DIV switch is set to sweep speeds outside the range of 20 μ s per division to 2 μ s per division, the switching rate is 1 MHz $\pm 0.2\%$ (dual-channel cycle rate of 500 kHz). If the B SEC/DIV switch is set within the range of 20 μ s per division to 2 μ s per division, the switching rate is 2.5 MHz $\pm 0.2\%$ (dual-channel cycle rate of 1.25 MHz). At all sweep speeds, the chop switching rate is desynchronized with the sweep frequency to minimize waveform breaks when viewing repetitive signals. ^a
	TRIGGERING
Minimum P-P Signal Amplitude for Stable Triggering from Channel 1 or Channel 2 Source	
DC Coupled	0.35 division from dc to 50 MHz, increasing to 1 division at 150 MHz, 1.5 divisions at 250 MHz in ADD MODE.
NOISE REJ Coupled	1.2 divisions or less from dc to 50 MHz, increasing to 3 divisions at 150 MHz, 4.5 divisions at 250 MHz in ADD MODE.
AC Coupled	0.35 division from 60 Hz to 50 MHz, increasing to 1 division at 150 MHz, 1.5 divisions at 250 MHz in ADD MODE. Attenuates signals below 60 Hz.

Specification-2445 Service

Characteristics	Performance Requirements
TF	RIGGERING (cont)
Minimum P-P Signal Amplitude for Stable Triggering from Channel 3 or Channel 4 Source	Amplitudes are one-half of Channel 1 or Channel 2 source specification.
Minimum P-P Signal Amplitude for Stable Triggering from Composite, Multiple Channel Source in ALT Vertical Mode	Add 1 division to single-channel source specifications.
Maximum P-P Signal Rejected by NOISE REJ COUPLING for Signals Within the Vertical Bandwidth	
Channel 1 or Channel 2 Source	0.4 division or greater for VOLTS/DIV switch settings of 10 mV and higher.
Channel 3 or Channel 4 Source	0.2 division or greater.
Jitter	Less than 100 ps at 150 MHz with A and B SEC/DIV switch set to 10 ns, X10 MAG on, and 5 divisions of amplitude.
LEVEL Control Range	
Channel 1 or Channel 2 Source	± 18 times the VOLTS/DIV switch setting. ^a
Channel 3 or Channel 4 Source	\pm 9 times the VOLTS/DIV switch setting. ^a
LEVEL Control Readout Accuracy (for triggering signals with transition times greater than 20 ns)	
Channel 1 or Channel 2 Source DC Coupled	
+15°C to +35°C	Within \pm [3% of setting + 3% of p-p signal + 0.2 division + 0.5 mV + (0.5 mV x probe attenuation factor)].
-15°C to +55°C (excluding 115°C to +35°C)	Add (1.5 mV x probe attenuation factor) to the specification listed for $\pm 15^{\circ}$ C to $\pm 35^{\circ}$ C. ^a
NOISE REJ Coupled	Add +0,6 division to the DC Coupled specification.
Channel 3 or Channel 4 Source DC Coupled	Within \pm [3% of setting + 4% of p-p signal + 0.1 division + (0.5 mV x probe attenuation factor)].
NOISE REJ Coupled	Within \pm [3% of setting + 4% of p-p signal + 0.4 division + (0.5 mV x probe attenuation factor)].
SLOPE Selection	Conforms to trigger-source waveform or ac power-source waveform.
AUTO LVL Mode Maximum Triggering Signal Period A SEC/DIV Switch Setting Less than 10 ms	At least 20 ms. ^a
A SEC/DIV Switch Setting from 10 ms to 50 ms	At least four times the A SEC/DIV switch setting. ^a
A SEC/DIV Switch Setting from 100 ms to 500 ms	At least 200 ms. ^a

^aPerformance Requirement not checked in manual.

1

Specification-2445 Service

Table 1-1 (cont)

Characteristics	Performance Requirements
TR	IGGERING (cont)
AUTO Mode Maximum Triggering Signal Period A SEC/DIV Switch Setting Less than 10 ms	At least 80 ms. ^a
A SEC/DIV Switch Setting from 10 ms to 50 ms	At least 16 times the A SEC/DIV switch setting. ⁹
A SEC/DIV Switch Setting from 100 ms to 500 ms	At least 800 ms. ^a
AUTO LVL Mode Trigger Acquisition Time	Eight to 100 times the AUTO LVL Mode maximum triggering-signa period, depending on the triggering-signal period and waveform. ^a
HORIZONT	AL DEFLECTION SYSTEM
A Sweep Time Base Rango	1 s per division to 10 ns per division in a 1-2-5 sequence of 25 steps X10 MAG feature extends maximum sweep speed to 1 ns per division.
B Sweep Time Base Range	50 ms per division to 10 ns per division in a 1-2-5 sequence of 21 steps. X10 MAG feature extends maximum sweep speed to 1 ns per division.
SEC/DIV VAR Control	Continuously variable and calibrated between settings of the SEC/ DIV switch. Extends slowest A Sweep speed to 1.5 s per division. Operates in conjunction with the A SEC/DIV switch when A and B are locked together; operates in conjunction with the B SEC/DIV switch when A and B are not locked together.

Timing Accuracy $(+15^{\circ}C \text{ to } +35^{\circ}C, \text{SEC/D1V}$ switch set to 0.1 s per division or less)

A and B Sweep Accuracy, Time Intervals Measured at Vertical Center with SEC/DIV VAR Control in Detent

0.6% of full scale is 0.06 division. Magnified Unmagnified Δt Accuracy, Time Intervals Measured with Cursors, Anywhere on the Graticule ± (1% of time interval ± (0.5% of time interval (A Sweep Only) + 0.3% of full scale). + 0.3% of full scale). \pm (0.3% of time interval + 0.1% of full scale). Δt Accuracy, Time Intervals Measured with Delayed B Sweep with Both Delays Set at 1% or More of Full Scale from Minimum Delay (no ? displayed in readout) \pm (0.3% of delay setting + 0.6% of full scale) +0 to -25 ns. Delay Accuracy, A Sweep Trigger Point to Start of B Sweep Add ±0.5% of time interval to all accuracy specifications. Timing Accuracy (A SEC/DIV switch set to 0.5 s or 0.2 s per division)

Unmagnified

± (0.7% of time interval

+ 0.6% of full scale).

Magnified

± (1,2% of time interval

+ 0.6% of full scale).

Table 1-1 (cont)

Characteristics	Performance Requirements			
HORIZONTAL DEFLECTION SYSTEM (cont)				
Timing Accuracy (A SEC/DIV switch set to 1 s per division)	Add ±2% of time interval to all accuracy specifications.			
Timing Accuracy (SEC/DIV VAR control out of detent)	Add 2% of time interval to the A and B Sweep Accuracy specification.			
Timing Accuracy (15° C to $+15^{\circ}$ C and $+35^{\circ}$ C to $+55^{\circ}$ C)	Add ±0.2% of time interval to all Δt and delay specifications. Add ±0.5% of time interval to A and B Sweep accuracy specifications. ^a			
Δt Readout Resolution	Greater of either 20 ps or 0.025% of full scale. ^a			
Δt Range	± 10 times the A SEC/DIV switch setting. ⁸			
Delay Pickoff Jitter	Within 0.004% (one part or less in 25,000) of the maximum available delay, plus 100 ps.			
Delay Time Position Range	0 to 9.95 times the A SEC/DIV switch setting. Main sweep triggering event is observable on delayed sweep with zero delay setting. ^a			
X-Y Operation				
X-Axis Deflection Factor				
Range	Same as Channel 1. ^a			
Accuracy	Same as Channel 1.			
Variable Range	Same as Channel 1. ^a			
X-Axis Bandwidth	Dc to 3 MHz.			
Input R and C	Same as Channel 1. ^a			
Phase Difference Between X and Y with Normal Bandwidth	1° or less from dc to 1 MHz; 3° or less from 1 MHz to 2 MHz.			
X-Axis Low-Frequency Linearity	0.2 division or less compression or expansion of a two-division, center-screen signal when positioned within the display area.			

CURSOR AND FRONT-PANEL DISPLAY

Cursor Position Range

Delta Volts (ΔV)

Delta Time (Δt)

Minimum Setup Time Required to Maintain Front-panel Settings at Power-down At least the center 7.6 vertical divisions.

. .__

At least the center 9.6 horizontal divisions.

_

10 seconds or less.⁸

. . . .

Characteristics	Performance Requirements	
	Z-AXIS INPUT	
Sensitivity		
Dc to 2 MHz	Positive voltage decreases intensity; +2 V blanks a maximum- intensity trace.	
2 MHz to 20 MHz	+2 V modulates a normal-intensity trace. ^a	
Input Resistance	9 kΩ ±10%. ^a	
Maximum Input Voltage	±25 V peak; 25 V p-p ac at 10 kHz or less. ^a	
	SIGNAL OUTPUTS	
CALIBRATOR (A SEC/DIV switch set to 1 ms per division)		
Voltage		
1 MΩ Load	0.4 V ±1%.	
50 Ω Load	0.2 V ±1.5%. ^a	
Current (short-circuit load)	8 mA ±1.5%. ^a	
Repetition Period	Two times the A SEC/DIV switch setting within the range of 200 ns to 200 ms.	
Accuracy	±0.1% during sweep time.	
Symmetry	Duration of high portion of output cycle is 50% of output period \pm (lesser of 500 ns or 25% of period). ^a	
Jitter of Pulse Period or Pulse Width	10 ns or less. ^a	
CH 2 SIGNAL OUT		
Output Voltage	20 mV per division ±10% into 1 M Ω ; 10 mV per division ±10% into 50 Ω .	
Offset	$\pm 5 \text{ mV}$ into 50 Ω , when dc balance has been performed within $\pm 5^{\circ}$ C of the operating temperature.	
A GATE OUT and B GATE OUT		
Output Voltage	2.4 V to 5 V positive-going pulse, starting at 0 V to 0.4 V.	
Output Drive	Will supply 400 μ A during HI state; will sink 2 mA during LO state. ⁴	

Table 1-1 (cont)

Specification-2445 Service

Characteristics	Performance Requirements
	CRT
Display	80 mm x 100 mm. ^a
Standard Phosphor	P31. ^a
Nominal Accelerating Potential	16 kV. ^a
4	AC POWER SOURCE
Source Voltage	
Ranges	
115 V	90 V to 132 V. ^a
230 V	180 V to 250 V. ^a
Source Frequency	48 Hz to 440 Hz. ^a
Fuse Rating	2 A, 250 V, AGC/3AG, Fast blow; or 1.6 A, 250 V, 5 x 20 mm, Quick-acting (F). ^a
Power Consumption	
Typical	70 W (140 VA).ª
Maximum	120 W (180 VA). ^a
Primary Circuit Dielectric Voltage Withstand Test	1500 V rms, 60 Hz for 10 s without breakdown. ^a
Primary Grounding	Type test to 0.1 Ω maximum, Routine test to check grounding continuity between chassis ground and protective earth ground. ⁸

Characteristics	Performance Requirements
	The 2445 Oscilloscope meets the environmental requirements of MIL-T-28800C for Type III, Class 3, Style C equipment; tested as per paragraph 4.5.5.1.2.2 for humidity, 4.4.5.1.3 for low temperature, and 4.5.5.1.4 for high temperature.
Temperature	
Operating	-15°C to +55°C.
Nonoperating (storage)	-62°C to +85°C.
Altitude	
Operating	To 15,000 ft. Maximum operating temperature decreases 1°C for each 1,000 ft above 5,000 ft.
Nonoperating (storage)	To 50,000 ft.
Humidity (operating and nonoperating)	Stored at 95% relative humidity for five cycles (120 hours) from 30°C to 60°C, with operational performance checks at 30°C and 55°C.
Vibration (operating)	15 minutes along each of three axes at a total displacement of 0.025 inch p-p (4 g at 55 Hz), with frequency varied from 10 Hz to 55 Hz in one-minute sweeps. Held 10 minutes at each major resonance, or if none existed, held 10 minutes at 55 Hz (75 minutes total test time).
Shock (operating and nonoperating)	50 g, half-sine, 11-ms duration, three shocks on each face, for a total of 18 shocks.
Transit Drop (not in shipping package)	12-inch drop on each corner and each face (MIL-T-28800C, paragraph 3.9.5.2 and 4.5.5.4.2).
Bench Handling (with and without cabinet installed)	MIL-STD-810C, Method 516.2, Procedure V (MIL-T-28800C, paragraph 4.5.5.4.3).
EM! (clectromagnetic interference)	Meets MIL-T-28800C; MIL-STD-461B, part 4 (CE-03 and CS-02), part 5 (CS-06 and RS-02), and part 7 (CS-01, RE-02, and RS-03— limited to 1 GHz); VDE 0871, Catagory B; Part 15 of FCC Rules and Regulations, Subpart J, Class A; and Tektronix Standard 062-2866-00.
Topple (operating with cabinet installed)	Set on rear feet and allowed to topple over onto each of four adjacent faces.
Packaged Transportation Drop	Meets the limits of the National Safe Transit Association test procedure 1A-B-2; 10 drops of 36 inches.
Packaged Transportation Vibration	Meets the limits of the National Safe Transit Association test procedure 1A-B-1; excursion of 1 inch p-p at 4.63 Hz (1.1 g) for 30 minutes.

Table 1-2 Environmental Characteristics

Table 1-3 Mechanical Characteristics

1

ł

ł

Characteristics	Description				
Weight					
With Accessories and Pouch	10.2 kg (22.4 lb).				
Without Accessories and Pouch	9.3 kg (20,5 lb).				
Domestic Shipping Weight	12.8 kg (28.2 lb).				
Height	· · · · · · · · · · · · · · · · · · ·				
With Feet and Accessories Pouch	190 mm (7.5 in).				
Without Accessories Pouch	160 mm (6.3 in).				
Width (with handle)	330 mm (13.0 in).				
Depth					
With Front-Panel Cover	434 mm (17.1 in).				
With Handle Extended	505 mm (19.9 in).				
Cooling	Forced-air circulation.				
Finish	Tektronix Blue vinyl-clad material on aluminum cabinet.				
Construction	Aluminum alloy chassis (sheet metal). Plastic laminate panel. Glass laminate circuit boards.				

OPERATING INFORMATION

This section of the manual provides information on instrument installation and power requirements; and the functions of controls, connectors, and indicators are described. Operating considerations, intended to familiarize the operator with basic measurement techniques, and operator's checks and adjustments for the 2445 are included. For additional operating information, refer to the 2445 Operators Manual.

PREPARATION FOR USE

SAFETY CONSIDERATIONS

Refer to the Safety Summaries at the front of this manual for power source, grounding, and other safety considerations pertaining to the use of the instrument. Before connecting the oscilloscope to a power source, read entirely both this section and the Safety Summaries.



This instrument may be damaged if operated with the LINE VOLTAGE SELECTOR switch set for the wrong applied ac input-source voltage or if the wrong line fuse is installed.

LINE VOLTAGE SELECTION

The 2445 operates from either a 115-V or a 230-V nominal ac power-input source having line frequency ranging from 48 Hz to 440 Hz. Before connecting the power cord to a power-input source, verify that the LINE VOLTAGE SELECTOR switch, located on the rear panel (see Figure 2-1), is set for the correct nominal ac input-source voltage. To convert the instrument for operation from one line-voltage range to the other, move the LINE VOLTAGE SELECTOR switch to the correct nominal ac source-voltage setting (see Table 2-1). The detachable power cord may have to be changed to match the particular power-source output.

LINE FUSE

To verify that the instrument power-input fuse is of proper value for the nominal ac source voltage selected, perform the following procedure:

1. Press in the fuse-holder cap and release it with a slight counterclockwise rotation.

- 2. Pull the cap (with the attached fuse inside) out of the fuse holder.
- 3. Verify proper fuse value (see Table 2-1).
- 4. Install the proper fuse and reinstall the fuse-holder cap.

NOTE

The two types of fuses listed are not directly interchangeable; they require different types of fuse caps.

POWER CORD

This instrument has a detachable, three-wire power cord with a three-contact plug for connection to both the power source and protective ground. The power cord is secured to the rear panel by a cord-set-securing clamp. The protectiveground contact on the plug connects (through the powercord protective grounding conductor) to the accessible metal parts of the instrument. For electrical-shock protection, insert this plug into a power-source outlet that has a properly grounded protective-ground contact.

Instruments are shipped with the required power cord as ordered by the customer. Available power-cord information is presented in Table 2-1. Part numbers are listed both in the "Accessories" information at the rear of this manual and in the "Options and Accessories" section of the Operators Manual (Section 7). Contact your Tektronix representative or local Tektronix Field Office for additional power-cord information.

Operating Information-2445 Service



Figure 2-1. Line selector switch, line fuse, and detachable power cord.

INSTRUMENT COOLING

To prevent instrument damage from overheated components, adequate internal airflow must be maintained at all times. Before turning on the power, first verify that both the air-intake holes on the bottom of the cabinet and the fan-exhaust holes in the rear panel are free of any obstruction to airflow.

START-UP

The 2445 automatically performs power-up tests each time the instrument is turned on. The purpose of these tests is to provide the user with the highest possible confidence level that the instrument is fully functional. If no faults are encountered, the power-up tests normally will be completed in under five seconds, after which the instrument will enter the normal operating mode. A failure of any of the power-up tests will be indicated by either a flashing TRIG'D indicator on the instrument front panel or a bottom-line readout on the crt in the form: **TEST XX FAIL YY** (where XX is the test number and YY is the failure code of the failed test).

If a failure of any power-up test occurs, the instrument may still be usable for some applications. To put the instrument into the operating mode after a power-up test failure, press the A/B TRIG button. If the instrument then functions for your particular measurement requirement, it may be used, but refer it to a qualified service technician for repair of the problem at the earliest convenience. Additional information on the power-up tests may be found in the "Maintenance" section of this manual and in Appendix A of the Operators Manual. Consult your service department, your local Tektronix Service Center, or nearest Tektronix representative if additional assistance is needed.

REPACKAGING FOR SHIPMENT

If this instrument is to be shipped by commercial transportation, it is recommended that it be packaged in the original manner. The carton and packaging material in which your instrument was shipped to you should be saved and used for this purpose.

If the original packaging is unfit for use or is not available, repackage the instrument as follows:

 Obtain a corrugated cardboard shipping carton having inside dimensions at least six inches greater than the instrument dimensions and having a carton test strength of at least 275 pounds.

- 2. If the instrument is to be shipped to a Tektronix Service Center for service or repair, attach a tag to the instrument showing the following: owner of the instrument (with address), the name of a person at your firm who can be contacted, complete instrument type and serial number, and a description of the service required.
- 3. Wrap the instrument with polyethylene sheeting or equivalent to protect the outside finish and prevent entry of packing materials into the instrument.
- 4. Cushion the instrument on all sides by tightly packing dunnage or urethane foam between the carton and the instrument, allowing three inches on each side.
- 5. Seal the carton with shipping tape or with an industrial stapler.
- 6. Mark the address of the Tekronix Service Center and your return address on the carton in one or more prominent locations.

Plug Configuration	Category	Power Cord And Plug Type	Line Voltage Selector Setting	Voltage Range (AC)	Factory Installed Instrument Fuse	Fuse Holder Cap	Reference Standards [⊾]
ec.	U.S. Domestic Standard	U.S. 120V 15A	115V	90V to 132V	2A, 250V AGC/3AG Fast-blow (UL 198.6)	AGC/3AG	ANSI C73.11 NEMA 5-15-P IEC 83 UL 198.6
A Company	Option A1	EURO 240V 10-16A	230V	180V to 250V	1.6A, 250V 5x20 mm Quick-Acting (F) (1EC 127)	5×20 mm	CEE(7), II, IV, VII IEC 83 IEC 127
	Option A2	UK* 240V 6A	230V	180V to 250V	1.6A, 250V 5x20 mm Quick-Acting (F) (TEC 127)	5×20 mm	BS 1363 IEC 83 IEC 127
To the second se	Option A3	Australian 240V 10A	230V	180V to 250V	1.6A, 250V 5x20 mm Quick-Acting (F) {IEC 127)	5×20 mm	AS C112 IEC 127
	Option A4	North American 240V 15A	230V	180V to 250V	2A, 250V AGC/3AG Fast-blow (UL 198.6)	AGC/3AG	ANSI C73.20 NEMA 6-15-P IEC 83 UL 198.6
	Option A5	Switzerland 220V 6A	230V	180V to 250V	1.6A, 250V 5x20 mm Quick-Acting (F) (IEC 127)	5×20 mm	SEV IEC 127

Table 2-1									
Voltage,	Fuse,	and	Power-Cord	Data					

^a A 6A, Type C fuse is also installed inside the plug of the Option A2 power cord.

^b Reference Standards Abbreviations:

ANS1—American National Standards Institute

AS—Standards Association of Australia

BS—British Standards Institution

CEE--International Commission on Rules for the Approval of Electrical Equipment IEC—International Electrotechnical Commission NEMA—National Electrical Manufacturer's Association SEV—Schweizevischer Elektrotechischer Verein UL—Underwriters Laboratories Inc.

3832-02

CONTROLS, CONNECTORS, AND INDICATORS

The following descriptions are intended to familiarize the operator with the location and function of the instrument's controls, connectors, and indicators.

POWER AND DISPLAY

Refer to Figure 2-2 for location of items 1 through 9.

- INTENSITY Control-Adjusts brightness of the crt trace display. This control does not affect intensity of the crt readout display.
- BEAM FIND Switch—When held in, compresses the display to within the graticule area. Aids the operator in locating off-screen displays.
- FOCUS Control—Adjusts the display for optimum definition.
- 4 TRACE ROTATION Control-Operator-adjusted screwdriver control used to align the crt trace with the horizontal graticule lines. Once adjusted, it does not require readjustment during normal operation of the instrument.
- 5) READOUT INTENSITY Control—Adjusts the intensity of the crt readout display. This control is also used to either enable or disable the scale-factor display. Setting the control to MIN reduces the readout intensity to minimum. Clockwise rotation from midrange increases the readout intensity and enables the scale-factor display; counterclockwise rotation from midrange also increases the intensity but disables the scale-factor display. Delta Volts and Delta Time readouts and control messages will continue to be enabled even when the scale-factor display is disabled.
- 6 ASTIG Control—Operator-adjusted screwdriver control used in conjunction with the FOCUS control to obtain a well-defined display over the entire graticule area. Once adjusted, it does not require readjustment during normal operation of the instrument.

 SCALE ILLUM Control-Adjusts the light level of the graticule illumination.

POWER Switch-Turns instrument power on and off. Press in for ON; press again for OFF. An internal indicator in the switch shows green when the switch is on and black when it is off. Front-panel settings that were unchanged for at least 10 seconds prior to power-off will be returned when power is reapplied to the instrument.

9 CRT-Has an 80-mm vertical and 100-mm horizontal display area. Internal graticule lines eliminate parallaxviewing error between the trace and the graticule lines. Rise-time measurement points are indicated at the left edge of the graticule.



Figure 2-2. Power and display controls.

VERTICAL

Refer to Figure 2-3 for location of items 10 through 17.

10) CH 1 OR X and CH 2 Input Connectors—Provide for application of external signals to the inputs of Channel 1 and Channel 2 vertical attenuators. A signal applied to the CH 1 OR X connector provides the horizontal deflection for an X-Y display. Any one or all of the channels (including Channel 1) may supply the signal for the X-Y display vertical deflection. These connectors each include a codingring contact that activates the scale-factor-switching circuitry whenever a scale-factor-switching probe is connected. The internal circuitry recognizes Tektronix attenuation-coded probes.

(1) Input Coupling Switches and Indicators-Select the method of coupling input signals to the Channel 1 and Channel 2 vertical attenuators and indicate the selection made. If the Channel 1 and Channel 2 input signals are both AC coupled and if both input coupling switches are pushed up together, the instrument automatically performs a dc balance of Channel 1 and Channel 2 vertical circuitry.

> 1 M Ω AC-Input signal is capacitively coupled to the vertical attenuator. The dc component of the input signal is blocked. The low-frequency limit (-3 dB point) is 10 Hz or less when using either a 1X probe or a coaxial cable and is 1 Hz or less when using a properly compensated 10X probe.

> 1 M Ω GND—The input of the vertical amplifier is grounded to provide a zero (ground) referencevoltage display. Input resistance is 1 M Ω to ground. This position of the switch allows precharging of the input-coupling capacitor to prevent a sudden shift of the trace if AC input coupling is selected later.

> 1 M Ω DC-All frequency components of the input signal are coupled to the vertical attenuator. Input resistance is 1 M Ω to ground.

1 M Ω GND-In this position, the switch operates exactly the same as previously described.

50 Ω DC-All frequency components of the input signal are coupled to the vertical attenuator, with the input terminated by 50 Ω to ground. If excessive signal is applied to either the CH 1 or the CH 2 input connector while 50 Ω DC input coupling is selected, input coupling will revert to 1 M Ω GND and a crt readout will indicate the overloaded condition. Moving the input coupling switch of the affected channel removes the overload message. While power is off, coupling is at 1 M Ω GND.

- (12) Channel 1 and Channel 2 VOLTS/DIV Switches— Select vertical deflection factor settings in a 1-2-5 sequence with 11 positions. The VAR control must be in the detent (fully clockwise) position to obtain a calibrated deflection factor. Basic deflection factors are from 2 mV per division to 5 V per division. Deflection factors shown in the crt readout reflect actual deflection factors in use when Tektronix attenuation-coded probes are connected to the inputs.
- (13) VAR Controls—Provide continuously variable, uncalibrated deflection factors between the calibrated settings of the VOLTS/DIV switches. These controls vary the deflection factors from calibrated (fully clockwise detent position) to at least 2.5 times the calibrated deflection factor (fully counterclockwise position). When out of the calibrated detent, a greater than (>) sign appears in front of the associated VOLTS/DIV readout display.



Figure 2-3. Vertical controls and CH 1 OR X and CH 2 connectors.

(14) MODE Switches-Select the indicated channel(s) for display when latched in. Any combination of the five possible signal selections can be displayed by pressing in the appropriate push buttons. The Channel 1 signal will be displayed if none of the MODE switches are latched in.

The algebraic sum of Channel 1 and Channel 2 is displayed when the ADD push button is latched in. When both ADD and INVERT buttons are latched in, the waveform displayed is the difference between the Channel 1 and Channel 2 signals. The INVERT button also inverts the polarity of the signal output at the CH 2 SIG OUT connector on the rear panel. At the same time, the Channel 2 trigger-signal polarity is inverted so that if CH 2 is selected as the TRIGGER SOURCE, the displayed slope will agree with the TRIGGER SLOPE switch setting.

When multiple channels are selected, they are displayed sequentially in order of priority. The established priority order is: CH 1, CH 2, ADD, CH 3, then CH 4.

(15) POSITION Controls-Set vertical position of the Channel 1 and Channel 2 signal displays. Clockwise rotation of a control moves the associated trace upward. When the X-Y display feature is in use, Channel 1 POSITION control moves the display horizontally; clockwise moves it to the right. The Channel 2, Channel 3, and Channel 4 vertical POSI-TION controls move the associated X-Y display vertically.

(16) CHOP-OUT: ALT Switch—Selects the vertical display mode for multiple-channel displays.

> CHOP (latched in)—When more than one channel is selected, the vertical display switches sequentially through the selected channels at the chopswitching rate.

> The chop frequency changes between 1 MHz and 2.5 MHz, depending on the SEC/DIV switch setting. At all sweep speeds, the chop-switching rate is desynchronized with the sweep frequency to minimize waveform breaks when viewing repetitive signals.

OUT: ALT (released out)—When more than one channel is selected, the vertical display switches sequentially through the selected channels. Alternate switching occurs during sweep-retrace times. If both A and B Sweeps are displayed, alternate switching occurs at the completion of the B Sweep. The position of this switch has no effect on the switching rate of multiple X-Y displays. When more than one X-Y display is selected, switching occurs at 2.5 MHz.

(17) 20 MHz BW LIMIT Switch-Reduces upper 3 dB bandpass of the vertical deflection system to a limit of 13 to 24 MHz when latched in. Full instrument bandwidth is available when push button is out.

Refer to Figure 2-4 for location of items 18 through 22.

- (18) CH 3 and CH 4 Input Connectors—Provide for application of external signals to Channel 3 and Channel 4. Input coupling from these connectors is DC only. Coding-ring contacts, identical in operation to the CH 1 OR X and CH 2 input connectors, are also provided. Channel 3 and Channel 4 are most useful as digital signal and trigger signal input channels, given their limited choice of deflection factors.
- 19 POSITION Controls—Set vertical position of the Channel 3 and Channel 4 signal displays. The controls operate identically to the Channel 2 POSITION control, but with less range on their associated traces.
- Channel 3 and Channel 4 VOLTS/DIV Switches— Select either of two basic deflection factors for Channel 3 and Channel 4. With the push button OUT, the basic deflection factor (using a 1X probe or a coaxial cable input connection) is 0.1 V per division; when it is latched IN, deflection factor is 0.5 V per division.



Figure 2-4. Channel 3 and Channel 4 controls and connectors and CALIBRATOR output.

(21) CALIBRATOR Connector-Provides a 0.4-V p-p square-wave signal into a 1-M Ω load, a 0.2-V p-p square-wave signal into a 50- Ω dc-coupled load, or an 8-mA p-p square-wave current signal into a short circuit at a sweep speed of 1 ms per division. The CALIBRATOR output signal is useful for checking the sweep, the delays, and the vertical deflection accuracies, as well as compensating voltage probes and checking the accuracy of current probes. The repetition rate of the square wave changes with the setting of the A SEC/DIV switch. For all sweep-speed settings from 100 ms per division to 100 ns per division, the A Sweep display, as seen on the instrument supplying the CALIBRATOR signal, will be five cycles per 10 divisions. At 100 ms per division and slower, the CALIBRATOR frequency will be 5 Hz; at 100 ns per division and faster, the frequency will be 5 MHz. The signal amplitude at 5 MHz will be at least 50% of the signal amplitude obtained when the sweep speed is set to 1 ms per division.

NOTE

Due to internal circuitry constraints, the calibrator signal is not synchronized during trace holdoff. This does not affect the accuracy of the calibrator signal that is present during a trace display. However, if the 2445 CALI-BRATOR signal is used to calibrate other instruments, the sweep of the 2445 must be shut off. If it is not, the signal will appear to jitter and will give false (low) frequency counts. The sweep of the 2445 is easily shut off by setting the TRIGGER MODE switch to SGL SEO.

Auxiliary Ground Jack-Provides an auxiliary signal ground when interconnecting equipment under test and the oscilloscope. Hookup is made via a banana-tip connector.

HORIZONTAL AND DELTA MEASUREMENT

Refer to Figure 2-5 for location of items 23 through 33.

(23) A SEC/DIV Switch—Selects 25 calibrated A Sweep speeds from 1 s per division to 10 ns per division, or delay ranges from 10 s to 200 ns, in a 1-2-5 sequence. Extreme counterclockwise switch rotation selects the X-Y display mode. In X-Y, the signal applied to the CH 1 OR X input connector drives the horizontal deflection system.

(24) B SEC/DIV Switch—Selects 21 calibrated B Sweep speeds from 50 ms per division to 10 ns per division in a 1-2-5 sequence. This switch also controls Horizontal Display Mode switching, as explained in the following descriptions.

> Knobs Locked–When both the A SEC/DIV and B SEC/DIV switches are set to the same sweep speed and the B SEC/DIV knob is pushed in, the two knobs are locked together; in this position, only the A Sweep is displayed on the crt.

PULL-INTEN—Pulling the B SEC/DIV knob to the out position intensifies the A Sweep display for the duration of the B Sweep time. When both the A SEC/DIV and B SEC/DIV switches are set to the same sweep speed, the B Sweep is not displayed, but it runs at one of two speeds: either 100 times faster than the A Sweep speed or at 5 ns per division, whichever is slower. The A and B SEC/ DIV knobs are interlocked to prevent the B SEC/ DIV switch from ever being set to a slower sweep speed than the A SEC/DIV switch setting.

The position of the intensified zone on the A Sweep indicates the delay time between the start of the A Sweep and start of the B Sweep interval. Its position is controlled by the Δ REF OR DLY POS control.

For single-trace displays, when either the Delta Time (Δt) or the reciprocal Delta Time ($1/\Delta t$) function is activated, two intensified zones will



Figure 2-5. Horizontal and delta measurement controls.

appear on the A Sweep if the B TRIGGER MODE is set to RUN AFT DLY. When the B TRIGGER MODE is set to TRIG AFT DLY, intensified zones appear on the A Sweep only if proper B Sweep triggering occurs before the end of the A Sweep. When set to RUN AFT DLY, the position of the Reference zone is controlled by the Δ REF OR DLY POS control as before, and the position of the Delta zone is controlled by the Δ control. In TRIG AFT DLY mode, if the B Sweep is triggered, the positions of both intensified zones are determined by the first triggering events that occur after delay times set by the Δ REF OR DLY POS and the Δ controls have elapsed.

When more than one trace is displayed using ALT VERT MODE, and if the A Sweep is being triggered from a single source, with the Δt or $1/\Delta t$ function selected, the Reference zone will appear on the first selected trace from the following sequence: CH 1, CH 2, ADD, CH 3, then CH 4. The Delta zone appears on the second selected trace, and both zones appear on any additional traces. With CHOP VERT MODE or multiplechannel triggering, both zones appear on all traces.

Pulling the B SEC/DIV knob to the out position will cancel the Delta Volts (Δ V) function, if it is activated. Pushing in the B SEC/DIV knob to the locked position will cancel the NO Δ V WITH DELAY message on the crt readout, if it is being displayed.

PULL-ADJ CH 2 DLY—When the A SEC/DIV switch is set to 10 ns per division, pulling the B SEC/DIV knob to the out position activates the Channel 2 delay-offset (CH 2 DLY) adjustment feature. See "Matching Channel 2 Delay" in Section 5, "Operator's Checks and Adjustments," to use this feature.

TURN-ALT—Pulling the B SEC/DIV knob to the out position, then turning it to a faster sweepspeed setting than the A SEC/DIV sweep-speed setting, produces the Alternate (ALT) Horizontal Display Mode. The A Sweep with an intensified zone will be alternately displayed with the B Sweep, provided the B TRIGGER MODE is set either to RUN AFT DLY or to TRIG AFT DLY with a proper B triggering signal occurring before the end of the A Sweep. The position of the intensified zone on the A Sweep indicates the approximate delay of the B Sweep, and the length of the intensified zone indicates the approximate B Sweep duration set by the B SEC/DIV switch. If either Δt or $1/\Delta t$ is also activated, intensified zones and associated B Sweeps will be established in the same manner as described in "PULL-INTEN."

PUSH-B-Pushing in the B SEC/DIV knob when the B SEC/DIV switch is set to a faster sweep speed than the A SEC/DIV switch presents only the B Sweep trace(s) on the crt display.

25) SEC/DIV VAR Control—Continuously varies the sweep speed between settings of either the A or the B SEC/DIV switch. This control affects the A Sweep speed when the A and B SEC/DIV switches are locked together. When any of the delayed-sweep horizontal modes are displayed, the control affects only the B Sweep speed.

Fully counterclockwise rotation extends the sweep speed of the slowest A SEC/DIV switch setting (1 s per division) to 1.5 s per division. Fully clockwise rotation (detent position) produces the sweep speed indicated by the position of the SEC/DIV switches. The crt readout displays the actual timeper-division scale factor for all settings of the VAR control.

This control produces fine resolution over a portion of its range, after which it changes to coarse resolution. It reenters the fine-resolution range upon reversing the direction of rotation.

- **TRACE SEP Control**-Provides for vertical positioning of the B trace downward from the A trace when TURN-ALT Horizontal Display Mode is selected. Counterclockwise rotation moves the B trace downward. At the fully clockwise stop position of the control, there is no separation between the A and B traces. When the PUSH-B Horizontal Display Mode is selected and when either Δt or $1/\Delta t$ measurement mode is active, the TRACE SEP control provides for vertical positioning of the trace or traces associated with the Δ control.
- (1) Horizontal POSITION Control-Sets the horizontal position of the sweep displays on the crt. Clockwise rotation of the control positions the display to the right. This control produces fine resolution over a portion of its range, after which it changes to coarse resolution. It reenters the fine-resolution range upon reversing the direction of rotation. The Horizontal POSITION control does not affect the X-Y display position on the crt.

(28) X10 MAG Switch-Horizontally magnifies the portion of the sweep display positioned at the center vertical graticule line by a factor of 10 when pressed in. When the A trace and the B trace are displayed alternately (TURN-ALT Horizontal Display Mode selected), only the B trace is magnified. Using X10 magnification extends the fastest sweep speed to 1 ns per division. The push button must be pressed in a second time to release it and regain the X1 sweep-speed magnification.

 $\Delta \textbf{V}$ Switch-Activates the Delta Volts ($\Delta \textbf{V})$ measurement function, when momentarily pressed in alone, and cancels any other Delta measurement function in effect. In the A Sweep mode (A and B SEC/DIV switches locked together), two horizontal cursors are superimposed on the crt display. The crt readout displays the equivalent voltage represented by the separation between the two cursors. The position of one cursor on the display is set by the $\Delta\, {\rm REF}$ OR DLY POS control and the position of the other is set by the Δ control. With multiple-channel displays, the deflection factor of the first channel selected in the display sequence determines the scale factor of the Delta Volts readout on the crt. The Delta Volts readout is displayed as a percentage ratio if either one of the following conditions exists: (1) the channel determining the scale factor is uncalibrated (VAR control out of detent), or (2) ADD is displayed alone when the Channel 1 and Channel 2 deflection factors are not the same (VOLTS/DIV switches are at different settings or are uncalibrated). Either pressing in the ΔV switch or pulling the B SEC/DIV knob to the out position when the Delta Volts function is active, cancels it. Attempting to activate the Delta Volts function while the A and B SEC/DIV knobs are unlocked causes the message NO ΔV WITH DELAY to appear in the top row of the crt readout. If displayed, the error message will be canceled (removed from the display) by any of the following actions: pressing either the ΔV or Δt switch; pushing in the B SEC/DIV if it is out or pulling it out if it is in: or locking the A and B SEC/DIV knobs together (set to the same sweep speed with the B SEC/DIV knob in).

(30) Δt Switch-Activates the Delta Time measurement function and cancels any other Delta measurements in effect, when momentarily pressed in alone. When the Delta Time function is active, momentarily pressing in the Δt push button cancels the function.

When the A and B SEC/DIV knobs are locked together (A trace only), two vertical cursors are superimposed on the crt display while the Delta Time function is active. In any of the delay-time Horizontal Display modes (PULL-INTEN, TURN-ALT, or PUSH-B), two separate delay times are established by the Delta Time function. One cursor position (or delay time) is set by the Δ REF OR DLY POS control, and the other is set by the Δ control. The crt readout displays either the time difference between the two delays or the equivalent time difference between the two vertical cursors.

If the SEC/DIV VAR control is not in the detent position, Δt cursor difference on the A trace only displays is expressed as a ratio, with five divisions corresponding to a 100% ratio. For the delay-time Horizontal Display modes, the SEC/DIV VAR control varies the B-sweep scale factor as it is rotated, but it has no effect on the delay time.

Pressing in the ΔV and Δt push buttons together activates the 1/ Δt measurement function and cancels any other Delta measurement functions in effect. The crt waveform display and operation of both the Δ REF OR DLY POS and Δ controls remain the same as explained for Δt operation. However, with 1/ Δt selected, the crt readout shows the reciprocal of the time-difference measurement, with units being frequency (Hz, kHz, MHz, or GHz).

For A trace only displays, with the SEC/DIV VAR control out of the detent (fully clockwise) position, the time difference between $1/\Delta t$ cursors is displayed in degrees of phase, with five divisions equal to 360 degrees. As with Δt measurements, the position of the SEC/DIV VAR control has no effect on delay-time displays except to change the B Sweep scale factor, and the readout remains in units of frequency.

When the $1/\Delta t$ function is active, pressing both the ΔV and the Δt push buttons together cancels the function and exits the Delta measurement mode. Pressing either ΔV or Δt alone cancels the $1/\Delta t$ function and activates the function associated with the button pressed.

(31) \triangle REF OR DLY POS Control-Sets the reference B Sweep delay time or positions the Reference cursor when ΔV , Δt , or $1/\Delta t$ Measurement Mode is active. When any delay-time Horizontal Display Mode (PULL-INTEN, TURN-ALT, or PUSH-B) is selected, the reference B Sweep delay time is determined by the rotation of the \triangle REF OR DLY POS control in conjunction with the A SEC/DIV switch setting.

This control produces fine resolution over a portion of its range, after which it changes to coarse resolution. It reenters the fine-resolution range upon reversing the direction of rotation.

Operating Information-2445 Service

(32) Δ Control-Sets the alternate B Sweep delay time or positions the Delta-time cursor (vertical line) when either the Δt or $1/\Delta t$ Measurement Mode is active. When the ΔV Measurement Mode is active (A Sweep Horizontal Display Mode only), the control positions one of the two horizontal voltage cursors that appear on the crt display.

This control produces fine resolution over a portion of its range, after which it changes to coarse resolution. It reenters the fine-resolution range upon reversing the direction of rotation.

3) TRACKING-OUT: INDEP Switch-Selects either the TRACKING or INDEP (independent) mode for the Δ REF OR DLY POS control. When in the TRACK-ING mode (push button latched in), the difference between alternate delay times or cursors (in either time or volts Measurement Mode) does not change with rotation of the Δ REF OR DLY POS control. When the Δ REF OR DLY POS control is rotated, the positions of both delays or of both cursors move equally until the limit of either is reached.

If OUT:INDEP is selected (push button released), the cursors (or delay positions) are independently movable using the Δ REF OR DLY POS and Δ controls. In either mode (TRACKING or INDEP) the Delta cursor remains independently movable using the Δ control.

TRIGGER

Refer to Figure 2-6 for location of items 34 through 42.

34 MODE Switch and Indicators—Selects the trigger mode of either the A Sweep or the B Sweep. A single push of the switch steps the MODE selection once; holding the switch up or down causes the MODE selection to step repeatedly. Indicators show the selected trigger mode of either the A Sweep or the B Sweep according to the selected Horizontal Display Mode and as directed by the A/B TRIG switch.

A Trigger Modes:

AUTO LVL—Automatically establishes the trigger level on a triggering signal and free runs the sweep in the absence of a triggering signal. The LEVEL control covers a range between the positive and negative peaks of repetitive triggering signals. If the triggering signal amplitude changes, the trigger level does not change unless a trigger is no longer produced at the established level. The signal peak-reference levels and the trigger level are redefined whenever triggering ceases, whenever the LEVEL control is turned to either extreme, or when the MODE switch is pushed up. If the LEVEL control is set near either end position, the trigger level set by AUTO LVL will be near the corresponding signal peak. If the LEVEL control is set in the midrange between either end, the trigger level set by AUTO LVL will be near the midpoint of the trigger signal amplitude. The established trigger level remains in effect when switching to AUTO or NORM Trigger MODE unless the LEVEL control is moved.

If VERT TRIGGER SOURCE is selected, the lowest-numbered displayed channel (or the algebraic sum of Channel 1 and Channel 2 if ADD vertical display is selected) becomes the triggersignal source. If Trigger MODE is changed from AUTO LVL to AUTO while more than one channel is displayed, the single-channel trigger source is retained, and the VERT SOURCE indicator is turned off. To regain the VERT TRIGGER SOURCE, press up momentarily on the SOURCE switch.

AUTO-Sweep free runs in the absence of a triggering signal. The triggering level changes only when the LEVEL control is adjusted to a new position.

NORM-Sweep is triggered and runs when a triggering signal compatible with the LEVEL setting is applied. Sweep free runs either when the input coupling of the selected trigger SOURCE is



Figure 2-6. Trigger controls and indicators.

set to GND or when the input coupling of both Channel 1 and Channel 2 is set to GND, with ADD VERTICAL MODE and VERT TRIGGER SOURCE selected.

SGL SEQ-When armed by pushing the MODE switch down momentarily, the sweep runs one or more times to produce a single sweep of each of the traces defined by the following controls: VERTICAL MODE, A and B SEC/DIV, and Δt . Each sweep requires a distinct A Sweep triggering event. The READY indicator remains illuminated until the final trace in the sequence is completed. At the end of the sequence the crt readout is written once to present scale factors and other readout data, and scale illumination flashes on momentarily for oscilloscope photography purposes.

B Trigger Modes:

RUN AFT DLY-The B Sweep runs immediately after the established delay time has elapsed. Delay time is set by the A SEC/DIV switch and the Δ POS OR DLY REF control when no Delta Time measurements are selected (neither Δt nor $1/\Delta t$).

When either Δt or $1/\Delta t$ measurements are made, two delay times are established: one by the Δ REF OR DLY POS control and the other by the Δ control.

TRIG AFT DLY—The B Sweep runs when triggered by a triggering signal after the established delay time has elapsed, provided the A Sweep has not terminated. Since the B Sweep runs at the time the triggering signal occurs, the display is stable, even with jittering signals; but the actual delay time is greater than the delay-time setting. Therefore, the crt readout shows a question mark in this mode.

(35) SOURCE Switch and Indicators-Selects the trigger signal source for either the A or the B Sweep. Indicators show the selection made. A single push of the switch steps the SOURCE selection once; holding the switch up or down causes the SOURCE selection to step repeatedly. Indicators do not illuminate for B triggering signals when RUN AFT DLY is selected.

> VERT-The sweep triggers on the displayed channel when only one channel is selected. If multiple vertical displays are selected, both the Trigger MODE in use and position of the CHOP/ ALT button affect the trigger-source selection.

When ALT VERTICAL MODE is selected, each displayed channel in turn provides the triggering signal, and the respective LED indicator for each displayed channel is illuminated, except in the case of AUTO LVL MODE triggering. For AUTO LVL triggering or CHOP VERTICAL MODE, the lowest numbered channel, or ADD if it is displayed, is the triggering-signal source. The LED indicator for the lowest numbered channel displayed is illuminated, except if ADD is selected. Then, the CH 1, CH 2, and VERT indicators are illuminated.

CH 1, CH 2, CH 3, or CH 4–A triggering signal is obtained from the corresponding vertical channel.

LINE (A Trigger Only)-A triggering signal is obtained from a sample of the ac power-source waveform. This trigger source is useful when vertical input signals are time related (multiple or submultiple) to the frequency of the ac powersource voltage.

36 COUPLING Switch and Indicators-Selects the method of coupling the triggering signal to the A and the B trigger generator circuitry. A single push of the switch steps the COUPLING selection once; holding the switch up or down causes the COUPLING selection to step repeatedly. Indicators show the coupling method selected for either the A triggering signals (when an A TRIGGER MODE is in effect) or the B triggering signals when TRIG AFT DLY is selected for the B TRIGGER MODE. Indicators do not illuminate for B triggering signals when RUN AFT DLY is selected.

DC-All frequency components of the signal are coupled to the trigger-generator circuitry. This coupling method is useful for triggering on most signals.

NOISE REJ-All frequency components of the input signal are coupled to the trigger-generator circuitry, but the peak-to-peak signal amplitude required to produce a trigger event is increased. This coupling method is useful for improving trigger stability on signals accompanied by low-level noise.

HF REJ-Attenuates high-frequency triggeringsignal components above 50 kHz. This coupling method is useful for eliminating radio-frequency interference and high-frequency noise components from the signal applied to the trigger-generator circuitry; it allows stable triggering on the lowfrequency components of a complex waveform.

LF REJ–Signals are capacitively coupled, and the dc component of the triggering signal is blocked. Attenuates the low-frequency signal components below 50 kHz. This coupling method is useful for producing stable triggering on the high-frequency components of a complex waveform. Low-frequency components such as power-supply hum are removed from the signal applied to the trigger-generator circuitry.

AC-Signals are capacitively coupled. Frequency components below 60 Hz are attenuated, and the dc component of the input signal is blocked. This coupling method is useful for signals that are superimposed on slowly changing dc voltages. This method will work for most signals when trigger-level readout is not desired.

A/B TRIG Switch-Directs the MODE, SOURCE, COUPLING, SLOPE, and LEVEL controls to either the A Trigger or the B Trigger, under the allowed switching conditions. Controls are normally directed to the A Trigger when the A and B SEC/DIV knobs are locked together (A Sweep display only). Controls are normally directed to the B Trigger when the B TRIGGER MODE is set to TRIG AFT DLY and the A and B SEC/DIV knobs are unlocked (PULL-INTEN, TURN-ALT, or PUSH-B Horizontal Display Mode). Pressing and holding in the A/B TRIG switch will direct the trigger controls away from their normal trigger direction, but releasing the A/B TRIG switch will redirect the trigger controls back to the original triggers.

If the A and B SEC/DIV knobs are unlocked and either the B TRIGGER MODE is set to RUN AFT DLY or the A TRIGGER MODE is set to SGL SEQ, the A/B TRIG switch will direct the trigger controls to the opposite trigger each time it is momentarily pressed and released.

Locking the A and B SEC/DIV knobs together will switch the trigger controls to the A Trigger if they are currently directed to the B Trigger. Pulling the B SEC/DIV knob to the out position will cause the trigger controls to revert to the B Trigger if the B TRIGGER MODE is set to TRIG AFT DLY. However, if the B TRIGGER MODE is set to RUN AFT DLY when the B SEC/DIV knob is unlocked from the A SEC/DIV knob, the trigger controls remain directed to the A Trigger until the B Trigger is reselected by the A/B TRIG switch. **38 LEVEL Control**—Sets the amplitude point on the triggering signal at which either A or B Sweep triggering occurs. This control produces fine resolution for a portion of its range, after which it changes to coarse resolution. It reenters the fine-resolution range upon reversing the direction of rotation.

When the A TRIGGER MODE is set to AUTO LVL, the effect of the LEVEL control is spread over the A Sweep triggering-signal amplitude from peak to peak. In this case, rotating the control to either extreme causes the triggering level to be redefined by the AUTO LVL circuitry.

- 39 SLOPE Switch and Indicators-Selects the slope of the signal that triggers either the A Sweep or the B Sweep. Indicators illuminate to show slope selection made for the A Sweep and for TRIG AFT DLY B Sweeps. The + and - indicators do not illuminate for B triggering when RUN AFT DLY is selected.
- **40** A SWP TRIG'D Indicator-Illuminates to indicate that the A Sweep is triggered. It extinguishes after a nominal length of time when a triggering signal is not received following completion of the sweep.
- 41) READY Indicator-Illuminates when SGL SEQ MODE is selected and the A Sweep is armed and waiting for a triggering event to occur. It extinguishes following the completion of all the traces selected for the SGL SEQ display.
- 42 HOLDOFF Control-Varies the amount of holdoff time between the end of the sweep and the time a triggering signal can initiate the next sweep. The ability to obtain stable triggering on some aperiodic signals is improved using this control. In the B ENDS A position (fully clockwise) trigger holdoff time is reduced to minimum, and the A Sweep terminates immediately at the end of the B Sweep. This enables the fastest possible sweep-repetition rate at slow A Sweep speeds.

REAR PANEL

Refer to Figure 2-7 for location of items 43 through 49.

43 A GATE OUT and B GATE OUT Connectors— Provide TTL-compatible, positive-going gate signals that are HI during their respective sweeps and LO while the sweep is not running. (44) CH 2 SIGNAL OUT Connector-Provides an output signal that is a normalized representation of the Channel 2 input signal. The output amplitude into a 1-MΩ load is approximately 20 mV per division of input signal. Into a 50-Ω load, the output amplitude is approximately 10 mV per division of input signal.

(45) EXT Z-AXIS IN Connector—Provides an input connection point to apply external Z-axis modulation signals to the Z-Axis Amplifier. Either the sweep or the X-Y display may be intensity modulated. Positive-going signals decrease the intensity. From dc to 2 MHz, an input-signal amplitude of +2 V will blank a maximum-intensity trace; from 2 MHz to 20 MHz, an input-signal amplitude of +2 V will produce noticeable modulation on a normal-intensity trace.

Modulating signals with fast rise and fall times produce the most abrupt intensity changes. External Z-axis signals must be time related to the displayed signal frequency to obtain a stable intensity-modulation pattern on the crt. (46) Fuse Holder-Contains the ac power-source fuse.

(47) Detachable Power Cord Receptacle-Provides the connection point for the ac power source to the instrument.

- (48) LINE VOLTAGE SELECTOR Switch—Selects the nominal instrument operating voltage range. When set to 115V, the instrument operates from a powersource voltage having a range of 90 V to 132 V ac. Set to 230V, the instrument operates on an inputvoltage range of 180 V to 250 V ac.
- (49) Mod Slots-Contain the identification numbers of any installed instrument modifications.

READOUT DISPLAY

The Readout System provides an alphanumeric display of information on the crt along with the analog waveform display. The readout is displayed in two rows of 32 characters each. One row is within the top graticule division, and the other row is within the bottom graticule division.



Figure 2-7. Rear-panel controls and connectors.

Operating Information-2445 Service

The locations and types of information displayed under normal operating modes are illustrated in Figure 2-8.

NOTE

Other information is displayed when the instrument is in a diagnostic mode or has experienced a fault. The diagnostic displays are explained in the "Maintenance" section of this manual.

If the bottom row of the readout contains dots in the normally blank spaces, a wrong calibration constant has been encountered. The instrument must be readjusted to remove the incorrect calibration constant from the EAROM.

Each of the scale-factor displays appears when the respective vertical channel or sweep is displayed. When X-Y mode is selected, the Channel 1 scale factor is displayed, and CH 1 X appears in place of the A Sweep scale factor.

Special characters or abbreviations are displayed to indicate GND or AC coupling of Channel 1 or Channel 2 signals, ADD, CH 2 INVERT, Vertical bandwidth limited, or HOLDOFF not set to minimum. The Trigger-Level readout shows the signal voltage (at the probe tip of encoded probes) that will initiate the sweep. The readout appears only if the following conditions exist: a single vertical channel is selected as the trigger source, the vertical input coupling is not AC, the VOLTS/DIV VAR control of the source channel is in the calibrated detent, and trigger coupling is either DC or NOISE REJ.

A question mark may appear in a DLY (delay time), a Δt (delta time), or a $1/\Delta t$ readout when the SEC/DIV knobs are unlocked (not with cursors). This indicates that either the delay time (or one of the two delay times) is set at less than 0.5% of the maximum delay or the B TRIG-GER MODE is set to TRIG AFT DLY. A question mark will also appear in a $1/\Delta t$ display readout when the difference between the two delays (or the distance between the two cursors displayed when the A and B SEC/DIV knobs are locked together) is less than 1% of full scale.

The 50 Ω OVERLOAD display appears if excessive signal is applied to either the CH 1 or the CH 2 input connector while 50 Ω DC input coupling is selected. The readout will return to the normal display when the input coupling of the overloaded channel is switched.



Figure 2-8. Readout display locations
OPERATING CONSIDERATIONS

This part contains basic operating information and techniques that should be considered before attempting to make any measurements with your instrument.

GRATICULE

The graticule is internally marked on the faceplate of the crt to eliminate parallax-viewing error and to enable accurate measurements (see Figure 2-9). It is marked with eight vertical and ten horizontal major divisions. In addition, each major division is divided into five subdivisions. The vertical deflection factors and horizontal timing are calibrated to the graticule so that accurate measurements can be made directly from the crt. Also, percentage marks for the measurement of rise and fall times are located on the left side of the graticule.



Figure 2-9. Graticule measurement markings.

TIME AND VOLTAGE MEASUREMENTS

The 2445 provides three basic ways to make time measurements and two basic ways to make voltage measurements. These methods require varying degrees of time and care and can result in varying degrees of accuracy.

Using graticule markings for determining voltage or time values produces the least accurate measurement values. This method should be used only for measuring very-lowrepetition-rate signals or for single-shot measurements which require a photograph for viewing.

The Δt and ΔV cursors provide for better accuracy and easier operation than using the graticule, and they should be used in most measurement situations. Use of the cursors avoids vertical- and horizontal-gain errors and crt-linearity errors. Cursors also eliminate the inconvenience of counting and interpolating graticule markings.

The Delayed Sweep mode provides the highest accuracy for making time measurements. This method avoids errors introduced either by visual-resolution limits or by slight mismatches between the sweep and the cursors.

More details relating to various measurement techniques are contained in "Basic Applications," Section 6 of the Operators Manual.

GROUNDING

The most reliable signal measurements are made when the 2445 and the unit under test are connected by a common reference (ground lead) in addition to the signal lead or probe. The probe's ground lead provides the best grounding method for signal interconnection and ensures the maximum amount of signal-lead shielding in the probe cable. A separate ground lead can also be connected from the unit under test to the oscilloscope ground receptacle on the front panel.

SIGNAL CONNECTIONS

Probes

Generally, probes offer the most convenient means of connecting an input signal to the instrument. Shielded to prevent pickup of electromagnetic interference, the standard 10X probes supplied with this instrument offer a high input impedance that minimizes circuit loading. This allows the circuit under test to operate with a minimum of change from the normal, unloaded condition. Also, the subminiature body of these probes has been designed for ease of use either when probing circuitry containing close lead spacing or when probing in a confined space.

Both the probe itself and the probe accessories should be handled carefully at all times to prevent damage. Avoid dropping the probe body. Striking a hard surface can cause damage to both the probe body and the probe tip. Exercise care to prevent the cable from being crushed or kinked. Do not place excessive strain on the cable by pulling.

The standard-accessory probe is a compensated 10X voltage divider. It is a resistive voltage divider for low frequencies and a capacitive voltage divider for high-frequency signal components. Inductance introduced by either a long signal or ground lead forms a series-resonant circuit. This circuit will affect system bandwidth and will ring if driven by a signal containing significant frequency components at or near the circuit's resonant frequency. Oscillations (ringing) can then appear on the oscilloscope display and distort the true signal waveform. Always keep both the ground lead and the probe signal-input connections as short as possible to maintain the best waveform fidelity.

Misadjustment of probe compensation is a common source of measurement error. Due to variations in oscilloscope input characteristics, probe compensation should be checked and adjusted, if necessary, whenever the probe is moved from one oscilloscope to another or between channels of a multichannel oscilloscope. See the procedure in the "Operator's Checks and Adjustments" part of this section or consult the probe instruction manual.

Coaxial Cables

Cables may also be used to connect signals to the input connectors, but they may have considerable effect on the accuracy of a displayed waveform. To maintain the original frequency characteristics of an applied signal, only highquality, low-loss coaxial cables should be used. Coaxial cables should be terminated at both ends in their characteristic impedance. If this is not possible, use suitable impedance-matching devices.

INPUT-COUPLING CAPACITOR PRECHARGING

When the input coupling switch is set to GND, the input signal is connected to ground through the input-coupling capacitor in series with a 1-M Ω resistor to form a precharging network. This network allows the input-coupling capacitor to charge to the average dc voltage level of the signal applied to the probe. Thus, any large voltage transients that may accidentally be generated will not be applied to the amplifier input when input coupling is switched from GND to AC. The precharging network also provides a measure of protection to the external circuitry by reducing the current levels that can be drawn from the external circuitry during capacitor charging.

EXTERNAL TRIGGERING

Both the A and the B trigger signals may be independently obtained from any of the four vertical input channels. When viewing signals that require a trigger source different from one of the displayed vertical signals (traditionally referred to as "external triggering"), any free vertical channel may be used to input a trigger signal. The signal can be viewed on the crt to aid in setting the trigger circuit controls by selecting that respective channel for the vertical display (replaces the usual "trigger view" feature). After establishing the correct triggering, the trigger signal display can then be removed from the vertical signal display or allowed to remain, at the operator's descretion.

Channel 1 and Channel 2 can condition a wide range of signals to produce triggers—over the full vertical deflection range of the channel from millivolts to hundreds of volts in amplitude. Channel 3 and Channel 4 inputs have a much more limited choice of vertical deflection ranges available (0.1 volt and 0.5 volt per division without external attenuation) and are more useful for digital signal amplitudes. However, signals much larger can be processed, provided they do not exceed the maximum-rated signal amplitude for the input.

OPERATOR'S CHECKS AND ADJUSTMENTS

INTRODUCTION

This part contains procedures that may be used to verify the operation and basic accuracy of your instrument before making measurements. Adjustment procedures provided enable the user to optimize the display for viewing as well as compensate several of the oscilloscope control functions for variations in ambient operating temperature. Adjustments beyond the scope of "Operator's Checks and Adjustments" are in the "Adjustment Procedures," Section 5 of this manual.

Before proceeding with these instructions, refer to "Preparation for Use" in this section for first-time start-up considerations.

Verify that the POWER switch is OFF (push button is out), then plug the power cord into the power outlet.

Horizontal

A AND B SEC/DIV SEC/DIV VAR POSITION 10X MAG Locked together at 1 ms Calibrated detent Midrange Off (button out)

Trigger

HOLDOFF LEVEL MODE SOURCE COUPLING SLOPE Fully counterclockwise Midrange AUTO LVL VERT DC +

3. Adjust the INTENSITY and READOUT INTENSITY controls for desired display and readout brightness and best trace definition.

4. Adjust the Vertical and Horizontal POSITION controls to position the trace within the graticule area.

INITIAL SETUP

1. Press in the POWER switch button (ON) and allow the instrument to warm up (20 minutes is recommended for maximum accuracy).

2. Set instrument controls to obtain a baseline trace:

Display

READOUT

Midrange between MIN and fully clockwise Midrange

Vertical

FOCUS

POSITION MODE BW LIMIT CH 1 VOLTS/DIV CH 1 Input Coupling Midrange CH 1 Off (button out) 10 mV 1 MΩ GND

TRACE ROTATION ADJUSTMENT

1. Preset instrument controls and obtain a baseline trace as described in "Initial Setup."

2. Use the Channel 1 POSITION control to move the baseline trace to the center horizontal graticule line.

NOTE

Normally, the resulting trace will be parallel to the center horizontal graticule line, and the Trace Rotation adjustment should not be required.

3. If the trace is not parallel to the center horizontal graticule line, use a small-bladed screwdriver to adjust the TRACE ROTATION control (see Figure 2-2) and align the trace with the center horizontal graticule line.

ASTIGMATISM ADJUSTMENT

1. Preset instrument controls and obtain a baseline trace as described in "Initial Setup." Set 20 MHz BW LIMIT On (in)

2. Connect a 10X probe to the CH 1 OR X input connector and connect the probe tip to the CALIBRATOR output.

3. Adjust the Channel 1 POSITION control to center the display on the screen.

4. Set A and B SEC/DIV controls at 1 μ s.

5. Slowly adjust the FOCUS control to its optimum setting (best-defined display).

NOTE

If the ASTIG adjustment is correctly set already, all portions of the trace will come into sharpest focus at the same position of the FOCUS control.

6. If focusing is not uniform over the entire graticule area, use a small-bladed screwdriver to adjust the ASTIG control (see Figure 2-2).

7. Since the ASTIG and FOCUS adjustments interact, repeat steps 5 and 6 until the best-defined display over the entire graticule area is obtained.

NOTE

Once it is set, the ASTIG adjustment should be correct for any display. However, it may be necessary to reset the FOCUS control slightly when the INTENSITY control setting is changed.

AUTO DC BALANCE ADJUSTMENT

The 2445 can automatically perform a dc-balance adjustment of Channel 1 and Channel 2. This adjustment assures that the trace shifts associated with attenuator stepping, changing the variable volts per division setting, and switching Channel 2 between noninverted and inverted operation are within nominal limits. The dc balance attained by the Auto DC Balance adjustment remains valid as long as the instrument is operating within 5°C of the ambient temperature at which the adjustment was performed provided a 20-minute warm-up period is allowed before performing the adjustment. To initiate the adjustment, set both the Channel 1 and Channel 2 input coupling switches to AC. Then simultaneously push up on both switches. An alternate method of entering the autoadjustment mode is possible with only one of the input coupling switches set to AC. Press up and hold the input coupling switch that is not set to AC, then press up the other input coupling switch. With either method, the instrument will enter an auto-adjustment mode for about ten seconds. When the Auto DC Balance adjustment cycle is complete, the instrument will return to the normal operating mode.

NOTE

If a circuit defect prevents accurate dc balance, the routine halts and LIMIT is displayed. Push the Trigger COUPLING switch up to continue balancing the remainder of the circuitry.

If power to the instrument is interrupted before the balancing cycle is completed, an error will be detected by the next power-on self test. Press A/B TRIG to exit the diagnostic monitor and restart the Auto DC Balance adjustment to allow the cycle to be completed.

PROBE LOW-FREQUENCY COMPENSATION

Misadjustment of probe compensation is one of the sources of measurement error. The attenuator probes are equipped with compensation adjustments. To ensure optimum measurement accuracy, always check probe compensation before making measurements. Probe lowfrequency compensation is accomplished as follows:

1. Preset instrument controls and obtain a baseline trace as described in "Initial Setup." Set 20 MHz BW LIMIT On (in).

2. Connect the two 10X probes (supplied with the instrument) to the CH 1 OR X and the CH 2 input connectors. Observe that the CHANNEL 1 SCALE FACTOR on the readout display changes from 10 mV to 100 mV when the 10X probe is attached.

3. Connect the Channel 1 probe (using the probe hook tip) to the oscilloscope CALIBRATOR output.

4. Set triggering controls for a stable display. The display should be five cycles of the CALIBRATOR squarewave signal, with an amplitude of four divisions. Center the display on the screen.

5. Check the waveform for overshoot and rolloff (see Figure 2-10). If necessary, use a small-bladed screwdriver to adjust the probe low-frequency compensation for a square front corner on the waveform.

6. Release the CH 1 VERTICAL MODE switch, select CH 2 VERTICAL MODE, and connect the Channel 2 probe input to the CALIBRATOR output. Observe that the CH 2 SCALE FACTOR on the readout display indicates **100 mV** with the 10X probe attached.

7. Use the Channel 2 POSITION control to vertically center the display and repeat step 5 for the Channel 2 probe.

NOTE

Refer to the instruction manual supplied with the probe for more complete information about lowfrequency and high-frequency compensation of the probes.



Figure 2-10. Probe low-frequency compensation.

MATCHING CHANNEL 2 DELAY

The apparent signal delay in Channel 2 may be adjusted up to ± 500 ps to match the apparent delay present in any of the other three channels. This adjustment is most commonly used to eliminate delay differences between Channel 1 and Channel 2 that may be introduced by the probes and has no effect on common-mode rejection when ADD VERTICAL MODE is selected. Matching Channel 1 and Channel 2 delay is accomplished as follows:

1. Preset the instrument controls and obtain a baseline trace as described in "Initial Setup."

2. Connect the two 10X probes (supplied with the instrument) to the CH 1 OR X and CH 2 input connectors.

3. Check and adjust, if necessary, the probes' low-frequency compensation. Refer to "Probe Low-Frequency Compensation" in this section.

4. Connect both probes via hook tips to a pulse generator fast-rise output.

5. Press in both the CH 1 and CH 2 VERTICAL MODE switches.

6. Set oscilloscope triggering controls for a stable display.

7. Set the A AND B SEC/DIV switches to 10 ns.

8. Adjust the Channel 1 and Channel 2 POSITION controls to vertically overlay the two displayed signals.

9. Pull out the B SEC/DIV switch and observe the message CH 2 DELAY – TURN Δ in the upper right-hand corner of the screen.

NOTE

The 2445 can be set to preclude operator adjustment of Channel 2 delay. If the delay-offset feature is disabled, the message CH 2 DLY DISABLED appears in the top row of the readout when attempting to activate the feature. Refer the instrument to a qualified service technician if adjustment of the delay matching is required.

Operating Information-2445 Service

10. Set X10 MAG ON (button in) and adjust the Δ control until the two signals are overlaid horizontally.

NOTE

The \triangle REF OR DLY POS control may also be used to make the Channel 2 delay-offset adjustment when the feature is enabled.

11. Push in the B SEC/DIV switch.

AMPLITUDE CHECK

1. Preset instrument controls and obtain a baseline trace as described in "Initial Setup."

2. Connect a 10X probe to the CH 1 OR X input connector and connect the probe tip to the CALIBRATOR output.

3. Adjust the Channel 1 POSITION control to center the display on the screen.

4. Adjust triggering controls to obtain a stable display.

5. CHECK-Amplitude of the CALIBRATOR signal is between 3.88 and 4.12 divisions as measured on the center vertical graticule line.

6. Repeat this procedure using the Channel 2 connector and controls.

TIMING CHECK

The CALIBRATOR signal on the 2445 automatically changes repetition rate with the setting of the A SEC/DIV switch within the range of 100 ms to 100 ns. This feature allows the operator to make a quick and easy check of the basic operation and adjustment of the oscilloscope timing. Use the following procedure:

1. Preset instrument controls and obtain a baseline trace as described in "Initial Setup."

2. Connect a 10X probe to the CH 1 OR X input connector and connect the probe tip to the CALIBRATOR output.

3. Adjust the Channel 1 POSITION control to center the display on the screen.

4. Adjust triggering controls to obtain a stable display.

5. CHECK-Timing accuracy by confirming that five complete cycles of the square-wave signal are displayed over 10 major divisions (±0.1 division) along the center horizontal graticule line for all A SEC/DIV settings from 100 ms to 100 ns. Confirm that the number of cycles displayed in 10 divisions goes to 2 1/2 and 1 for respective A SEC/DIV settings of 50 ns and 20 ns and that the displayed transition time of the signal remains approximately the same when the A SEC/DIV switch is changed to 10 ns. (The horizontal divisions in which the transition time of the signal at 10 ns per division is displayed should be two times the horizontal divisions occupied by the transition at 20 ns per division.) Return the A SEC/DIV switch to 1 ms and confirm that the display changes to 1/2 cycle over 10 divisions when the X10 MAG switch is pressed in.

THEORY OF OPERATION

INTRODUCTION

SECTION ORGANIZATION

This section contains a functional description of the 2445 Oscilloscope circuitry. The discussion begins with an overview of the instrument functions and continues with detailed explanations of each major circuit. Reference is made to supporting schematic and block diagrams which will facilitate understanding of the text. These diagrams show interconnections between parts of the circuitry, identify circuit components, list specific component values, and indicate interrelationships with front-panel controls.

The detailed block diagram and the schematic diagrams are located in the tabbed "Diagrams" section at the rear of this manual, while smaller functional diagrams are contained within this section near the associated text. The particular schematic diagram associated with each circuit description is identified in the text, and the diagram number is shown (enclosed within a diamond symbol) on the tab of the appropriate foldout page. For optimum understanding of the circuit being described, refer to both the applicable schematic diagram and the functional block diagram.

HYBRID AND INTEGRATED CIRCUIT DESCRIPTIONS

Digital Logic Conventions

Digital logic circuits perform many functions within this instrument. The operation of these circuits is represented by specific logic symbology and terminology. Most logicfunction descriptions contained in this manual use the positive-logic convention. Positive logic is a system of notation whereby the more positive of two levels is the TRUE (or 1) state; the more negative level is the FALSE (or 0) state. In the logic descriptions, the TRUE state is referred to as HI, and the FALSE state is referred to as LO. The specific voltages which constitute a HI or a LO vary between individual devices. For specific device characteristics, refer to the manufacturer's data book.

Hybrids

Some of the circuits in this instrument are implemented in hybrid devices. The hybrids are specialized electronic devices combining thick-film and semiconductor technologies. Passive, thick-film components and active, semiconductor components are interconnected to form the circuit on a ceramic carrier. The end result is a relatively small "building block" with enhanced performance characteristics, all in one package. Hybrid circuits are shown on schematics simply as blocks with inputs and outputs identified. Information about hybrid functioning is contained in the related portion of the Detailed Circuit Description.

Linear Devices

The operation of individual linear integrated circuit devices is described in this section using waveforms or other graphic techniques to illustrate their operation.

BLOCK DIAGRAM

The following discussion is provided as an aid in understanding overall operation of the 2445 Oscilloscope circuitry before the individual circuits are discussed in detail. A simplified block diagram of the 2445 Oscilloscope, showing basic interconnections, is shown in Figure 3-1. The diamond-enclosed numbers in each block refer to the schematic diagram(s) at the rear of this manual in which the related circuitry is located.

BLOCK DESCRIPTION

The Low Voltage Power Supply is a high-efficiency, switching supply with active output regulation that transforms the ac source voltage to the various dc voltages required by the 2445. The High Voltage Power Supply circuit develops the high accelerating potentials required by the crt, using voltage multiplication techniques, and the DC Restorer provides interfacing for the low-potential intensity signals from the Z-Axis Amplifier to the crt control grid.



Figure 3-1. Block diagram.



Figure 3-1. Block diagram (cont).

Most of the activities of the 2445 are directed by a Microprocessor. The Microprocessor, under firmware control (firmware is the programmed instructions contained in read-only memory that tells the processor how to operate), monitors instrument functions and sets up the operating modes according to the instructions received.

Various types of data to and from the Microprocessor (program instructions, constants, control data, etc.) are transferred over a group of eight bidirectional signal lines called the Data Bus. The Data Bus is dedicated solely to Microprocessor-related data transfer.

Another group of signal lines, called the Address Bus, are responsible for selecting or "addressing" the memory location or device that the Microprocessor wants to communicate with. Typically, depending on the instruction being executed, the processor places an address on the Address Bus to identify the location the Microprocessor must communicate with. This address, along with some enabling logic, opens up an appropriate data path via the Data Bus; and data is then either read from or written to that location by the processor.

While executing the control program, the Microprocessor retrieves previously stored calibration constants and frontpanel settings and, as necessary, places program-generated data in temporary storage for later use. The EAROM (electrically-alterable read-only memory) and RAM (random-access memory) provide these storage functions respectively.

When power is applied to the 2445, a brief initialization sequence is performed, and then the processor begins scanning the front-panel controls. The switch settings detected and the retrieved front-panel data from the EAROM causes the processor to set various control registers and control voltages within the instrument that define the operating mode of the instrument. These register settings and voltage levels control the vertical channel selection and deflection factors, the sweep rate, the triggering parameters, the readout activity, and sequencing of the display. Loading the control data into the various registers throughout the instrument is done using a common serial data line (CD). Individual control clock signals (CC) determine which register is loaded from the common data line.

Coordination of the vertical, horizontal, and Z-Axis (intensity) components of the display most be done in real time. Due to the speed of these display changes and the precise timing relationships that must be maintained between display events, direct sequencing of the display is beyond the capabilities of the processor. Instead, control data from the processor is sent to the Display Sequencer (a specialized integrated circuit) which responds by setting up the various signals that control the stages handling the real-time display signals. The controlled stages are stepped through a predefined sequence that is determined by the control data. Typically, as the sequence is being executed, the Display Sequencer will be changing vertical signal sources, Z-Axis intensity levels, triggering sources, and horizontal sweep signal sources. The specific activities being carried out by the Display Sequencer depend on the display mode called for by the control data.

Vertical deflection for crt displays comes from one or more of the four front-panel vertical inputs and, when displaying readout information, from the Readout circuitry. Signals applied to the front-panel Channel 1 and Channel 2 inputs are connected to their respective Preamplifiers via processor-controlled Attenuator networks. Control data from the Microprocessor defining the attenuation factor selected for each channel is serially loaded into the Auxiliary Control Register and then strobed into the Attenuator Mag-Latch Relays in parallel. The relay switches of each Attenuator network are either opened or closed, depending on the data supplied to the Mag-Latch Relay Drivers. The relays are magnetically latched and remain as set until new control data is strobed in. The Auxiliary Control Register is therefore available, and different mode data is clocked into the register to set up the operating mode of other portions of the instrument,

Attenuated Channel 1 and Channel 2 input signals are amplified by their respective Preamplifiers. The gain factor for the Channel 1 and Channel 2 Preamplifiers is settable by control data from the processor. The Channel 3 and Channel 4 input signals are amplified by their respective Preamplifiers by either of a choice of two gain factors set by control bits from the Auxiliary Control Register. All four of these preamplified signals are applied to the Vertical Channel Switch where they are selected by the Display Sequencer for display when required.

Each of the vertical signals is also applied to the A and B Trigger circuitry via trigger pickoff outputs from the Preamplifier stages. Any one of the signals may be selected as the trigger SOURCE for either the A or the B Trigger circuitry as directed by the Display Sequencer. The line trigger signal provides an added trigger source for A Sweeps only. Control data from the Microprocessor is written to the Trigger circuitry to define the triggering LEVEL, SLOPE, and COUPLING criteria. When the selected trigger signal meets these requirements, a sweep can be initiated. The Trigger circuit initiates both the A Sweep and the B Sweep as required by the display mode selected.

In the case of A Sweeps, the LO state of the trigger holdoff (THO) signal from the Display Sequencer enables the A Sweep circuit and the next A Trigger signal initiates the sweep. For B Sweeps, and in the case of intensified sweeps, the A Sweep Delay Gate signal (\overline{DG}) enables the B Sweep circuit. Depending on the B Trigger mode selected, a B Sweep will be initiated either immediately (RUN AFT DLY) or on the next B Trigger signal (TRIG AFT DLY). The slope of the sweep ramp is dependent on Microprocessor-generated control data loaded into the internal control register of the A and B Sweep circuit hybrids.

Sweep signals generated by each of the Sweep hybrids are applied to the Horizontal Amplifier. The Horizontal Amplifier is directed by the Display Sequencer to select one of the sweep ramps for amplification in sequence. In the case of Readout and X-Y displays, the X-Readout and CH 1 input signals are selected to be amplified, also under direction of the Display Sequencer.

To control the display intensity, the Display Sequencer directs the Z-Axis circuit to unblank the display at the appropriate time for the sweeps and readout displays. When the display is unblanked, the Display Sequencer selects the display intensity for either waveform displays or for readout displays by switching control of the Z-Axis beam current between the front-panel INTENSITY and READ-OUT INTENSITY potentiometers as appropriate.

During readout displays, the vertical dot-position signal from the Readout circuitry is applied to the Vertical Amplifier via the Vertical Channel Switch. Horizontal dot-position deflection for the readout display is selected by internal switching in the Horizontal Amplifier.

The vertical, horizontal, and Z-Axis signals are applied to their respective amplifiers where they are raised to crtdrive levels. The output signals from the Vertical and Horizontal Amplifiers are applied directly to the crt deflection plates. The Z-Axis Amplifier output signal requires interfacing to the high-potential crt environment before application to the crt control grid. The necessary Z-Axis interfacing is provided by the DC Restorer circuit located on the High-Voltage circuit board. The resulting display may be of waveforms, alphanumeric readout, or a combination of both.

DETAILED CIRCUIT DESCRIPTION

INTRODUCTION

The following discussion provides detailed information concerning the electrical operation and circuit relationships of the 2445 Oscilloscope. Circuitry unique to the 2445 is described in detail, while circuits common in the electronics industry are not. The descriptions are accompanied by supporting illustrations and tables. Diagrams identified in the text, on which associated circuitry is shown, are located at the rear of this manual in the tabbed foldout pages.

PROCESSOR AND DIGITAL CONTROL

The Processor and Digital Control circuitry (diagram 1) directs the operation of most oscilloscope functions by following fimware control instructions stored in memory. These instructions direct the Microprocessor to monitor the front-panel controls and to send control signals that set up the various signal processing circuits accordingly.

Microprocessor

The Microprocessor (U2092) is the center of control activities. It has an eight-bit, bidirectional data bus for data

REV OCT 1983

transfer (D0 through D7) and a 16-bit address bus (A0 through A15) for selecting the source or destination of the data. Precise timing of instruction execution, addressing, and data transfer is provided by an external, crystal-controlled clock signal.

The clock signal is developed by the Microprocessor Clock stage and applied to the Microprocessor at pin 39. Using the external clock as a reference, the Microprocessor generates synchronized control output signals $[R/\widetilde{W}$ (readwrite), E (enable), and VMA (valid memory address)] that maintain proper timing relationships throughout the instrument.

Microprocessor Clock

The Microprocessor Clock stage generates a 5-MHz square-wave clock signal to the Microprocessor and a 10-MHz clock signal to portions of the Readout circuitry. Inverter U2556A acts as an oscillator with crystal Y2568 providing feedback at the resonant frequency. The required phase shift for oscillation to occur is produced by C2565, C2566, R2564, and the crystal. The RC network composed of R2571, C2572, R2553, and R2573 biases input pin 1 of U2556A in the active region and establishes approximate

symmetry of the oscillator output. The signal is buffered and inverted by U2556B to provide the 10-MHz clock signal.

Flip-flop U2468A is a divide-by-two circuit that reduces the 10-MHz clock down to a 5-MHz square-wave signal used to clock the Microprocessor and the Display Sequencer. The 10-MHz clock is supplied to the Readout Board for dot timing and is also available for use with option circuitry.

Reset Control

The Reset Control circuitry ensures that, at power-up, the Microprocessor begins program execution from a known point in memory and with all the processor registers in known states. It also allows the processor to reset itself when power is turned off so that the instrument powers down in a known state.

POWER-UP SEQUENCE. Operational amplifier U2435 is configured as a comparator that generates the power-up reset. As power is applied to the instrument, the various power supplies start turning on and pull the noninverting input of U2435C (pin 10) above the inverting input level (pin 9). This action forces output pin 8 HI, and the reference level for the comparator at pin 10 is set to +3.7 volts by the divider network of R2648, R2646, and R2647. The HI from U2435C pin 8 is inverted by U2656A and applied to the processor **RESET** input (pin 40). When all the power supplies are operating, the PWR UP signal from J251 pin 12 goes HI, and capacitor C2661 begins charging positive through R2652. The time required for C2661 to charge to the comparator switching threshold is approximately 100 ms. When the voltage across C2661 reaches the +3.7-V reference level, the comparator switches states and pin 8 of U2435C goes LO. The RESET signal to the processor then goes HI to enable normal execution to begin, and the processor is directed to the starting address of the power-up routine, which it then performs.

POWER-DOWN SEQUENCE. When the instrument power switch is turned off, the PWR UP signal from J251 pin 12 immediately goes LO. This LO generates the NMI (non-maskable interrupt) request to the processor on pin 6 which causes the processor to branch to the power-down routine. Under direction of that routine, the processor begins shutting down the instrument in an orderly fashion before the power supply outputs can drop below the operating thresholds. This routine also places the EAROM in standby to prevent loss of data from the EAROM and disconnects the CH 1 and CH 2 50- Ω input terminations to protect them from accidental application of excessive voltage during storage or bench handling.

As the operating voltages are falling, the Reset circuitry must not generate a false RESET signal to the processor. Such a restart when the power supply voltages are outside their normal operating range would produce unpredictable processor operation that could possibly alter the contents of the EAROM. When the processor has completed all the other power-down tasks, it finally sets the PWR DOWN signal HI via U2208 (diagram 2). This signal is applied to inverter U2118A at pin 1, Pin 16 of U2118A goes LO and immediately pulls pin 10 of Reset Comparator U2435C LO to prevent a reset to the processor. This LO also forward biases CR2651, and C2661 begins discharging through CR2651 and R2552 to allow the voltage on pin 9 of the comparator to fall to zero. After about 1 ms, C2661 is fully discharged, and the processor sets the PWR DOWN signal to U2118A LO. The output of inverter U2118A then goes HI, and Reset Comparator U2435C immediately switches state to assert the RESET signal to the processor. The RESET signal is held LO until the power supplies have fully discharged.

For diagnostic purposes, the PWR DOWN reset signal can be disabled. Moving jumper P503 to the DIAG (diagnostic) position prevents C2661 from being discharged. The RESET signal is therefore held HI, and the processor can execute a free-running NOP (no operation) loop without interruption if the PWR DOWN bit is set HI while the Address Bus is incrementing.

Data Bus

Tri-state buffer U2194 is used to buffer the data signals to the Microprocessor from other devices on the bus. When not enabled, the device is switched to its high-impedance state to isolate the processor from the buffered Data Bus. Buffer U2194 is enabled via Read-Write Latch U2468B when the processor reads data from another device on the bus.

When the processor writes data onto the bus, Octal Latch U2294 is enabled by Read-Write Latch U2468B. When the E (enable) signal at pin 11 of U2294 is HI, processor data bits are passed asynchronously through the latch to the buffered Data Bus. When the E signal goes LO, data bits meeting setup times are latched into the device. The latched Q outputs provide the required drive current to the various devices on the bus and ensure that data hold times are met for correct data transfer. When the Read-Write Latch places a HI on pin 1 of U2294, the latch is disabled, and the outputs are switched to their high-impedance state.

Data transfer to and from the processor may be interrupted by removing Diag/Norm Jumper P503. This forces a NOP (no operation) condition that is useful for verifying the functionality of the processor (when a data-bus device is suspected of causing a system failure) or for troubleshooting the Address Bus and Address Decode circuitry. Removing the jumper removes the operating power from both U2194 and U2294 to disconnect the Microprocessor from the buffered Data Bus. With the Data Bus disconnected, a resistor network pulls the processor Data Bus lines (D0 through D7) to a NOP (no operation) instruction. A NOP causes the Microprocessor to continuously increment through its address field. The Address Decode circuitry may then be checked to determine if it is operating properly.

Address Decode

The Address Decode circuitry generates enabling signals and strobes that allow the Microprocessor to control the

various devices and circuit functions. The controlling signals are generated as a result of the Microprocessor placing specific addresses on the Address Bus. Figure 3-2 illustrates the enables and strobes generated by the Address Decode circuitry.

Address decoding is performed by a series of three-lineto-eight-line decoders attached to the Address Bus. The three most significant address bits are decoded by U2480. This device initially separates the total addressable-memory space (64k-bytes) into eight, 8k-byte blocks. Addresses in the top 32k-bytes (address bit A15 HI) select one of four read-only memories (ROM), U2162, U2178, U2362, or U2378. When the VMA (Valid Memory Address) and E (Enable) outputs from the Microprocessor go HI, the

				<u>40 80 - 80 - 80 - 80 - 80 - 80 - 80 - 80</u>			
HEX ADDRESS	DECODED BY U2480 AND U2770	_	HEX ADDRESS	DECODED BY U2580	_		DECODED BY U2596
0000 07FF	RAM-U2496		0800 083F	UNUSED		0900	UNUSED
0800 0FFF	ADDRESS DECODING (U258Ø)	Ī	Ø84Ø Ø87F	DAC MSB CLK (087F)	<i>i</i>	Ø 9C1	DMUXØ OFF
1000 7FFF	RESERVED FOR OPTIONS	1	Ø88Ø Ø8BF	DAC LSB CLK (0880)	/	Ø9C2	DMUXØ ON
8000 9FFF	R0M-U2162	Ň	Ø8CØ Ø8FF	PORT 1 CLK (Ø8CØ)	1	Ø9C3	PORT 3 IN
A000 BFFF	ROM-U2362		0900 093F	ROS 1 CLK (0900)	, í	Ø9C4	DMUX1 OFF
CØØØ DFFF	R0M-U2378		0940 097F	ROS 2 CLK (0940)	/	0905	DMUX1 ON
EØØØ	R0M-U2178		0980	PORT 2 CLK (0980)	1	0906	LED CLK
FFF [, I	09BF 09C0	FURTHER ADDRESS	ŕ	0907	DISP. SEQ. CLK
		,	09FF	DECODING (U2596) OVERLAY OF	1	0908	ATTN. CLK
			ØBFF	0800-09FF	۱.	Ø9C9	CH 2 PA CLK
		1	ØCØØ ØDFF	OVERLAY OF 0800-09FF	1	Ø9CA	CH 1 PA CLK
		١	0E00 \0FFF	OVERLAY OF 0800-09FF	Ň	Ø9CB	B SWP CLK
					1	Ø9CC	A SWP CLK
					Ŋ	Ø9CD	B TRIG CLK
					1	Ø9CE	A TRIG CLK
					1	Ø9CF	TRIG STAT STRB
					1	Ø9DØ Ø9DF	OVERLAY OF 09C0-09CF
					۱	Ø9EØ Ø9EF	OVERLAY OF 09C0-09CF
					, ,	Ø9FØ Ø9FF	OVERLAY OF 09C0-09CF
		· · · · · · · · · · · · · · · · · · ·					3831-09

Figure 3-2. Address decoding.

selected ROM is enabled, and data from the selected address location is read out of the ROM.

Of the bottom 32k-bytes of addresses, only the lowest 8k-bytes are further decoded. When addresses in this 8k-byte range are decoded, the Y0 output of U2480 enables decoder U2770. This three-line-to-eight-line decoder separates the lowest 8k-byte address block into 2k-byte blocks. Any address falling into the lowest 2k-byte block of addresses will cause U2770 to generate an enable to the RAM (random-access memory) U2496. Addresses in the next highest 2k-byte block of addresses will enable U2580 to do the next stage of address decoding. The remaining 2k-byte blocks decoded by U2770 are not used.

The level of decoding performed by U2580 uses address bits A6, A7, and A8 to separate the addresses within the 2k-byte block of addresses 0800 to 0FFF into 32 groups of 64 addresses each. Address bits A9 and A10 are not used in the decoding scheme, so each of these 32 blocks is not uniquely identified. This results in four duplicate sections within the address block, each consisting of eight groups of 64 addresses. The upper three sections in the address space are never used; therefore, decoding by U2580 may be more simply thought of as eight groups of 64 address locations. Addresses within these eight groups generate control signals to other portions of the instrument.

The final level of address decoding is done by four-lineto-sixteen-line decoder U2596. When enabled by the Y7 output of U2580, this decoder separates the highest 64address group decoded by U2580 into 16 individual control signals. In this level of decoding, address bits A4 and A5 are not decoded, so that the 64 possible addresses consist of four overlayed blocks of 16 addresses each.

Each of the control signals generated by the Address Decode circuitry are present only as long as the specific address defining that signal is present on the Address Bus. However, four of the addressable control signals decoded by U2596 are used to either set or reset flip-flops U2656B and U2656D. The control signals are, in effect, latched and remain present to enable multiplexers U2335 (diagram 2) and U170 (diagram 4). When enabled, these multiplexers route analog control signals from DAC (digital-to-analog converter) U2235 (diagram 2) to the various analog control circuits.

Read-only Memory (ROM)

The Read-only Memory consists of four, 8k-byte ROMs that contain the operating instructions (firmware) used to control processor (and thus oscilloscope) operation. Addresses from the Microprocessor that fall within the top 32k-bytes of addressable space cause one of the four read-only memory integrated circuits to be enabled. (See

Address Decode description.) Instructions are read out of the enabled ROM (or PROM) IC from the address location present on its 13 address input pins (A0 through A12). The eight-bit data byte from the addressed location is placed onto the buffered Data Bus (BD0 through BD7) to be read by the Microprocessor.

Random-Access Memory (RAM)

The RAM consists of integrated circuit U2496 and provides the Microprocessor with 1k-byte of temporary storage space for data that is developed during the execution of a routine. The RAM is enabled whenever an address in the lowest 2k-byte of addresses is placed on the Address Bus. When writing into the RAM, the write-enable signal (WE) on pin 21 of U2496 is set LO along with the chip enable (CE) signal on pin 18. At the same time, the outputenable signal (\overline{OE}) on pin 20 is HI to disable the RAM output drivers. Data is then written to the location addressed by the Microprocessor. If data is to be read from the RAM, the WE signal is set HI to place the RAM in the read mode, and the \overline{OE} signal is set LO to enable the output drivers. This places the data from the addressed location on the buffered Data Bus where it can be read by the Microprocessor.

Timing Logic

The Timing Logic circuit composed of U2468B, U2556F, U2556C, and U2656C generates time- and mode-dependent signals from control signals output from the Microprocessor. The enable (E) signal output from the Microprocessor is a 1.25-MHz square wave used to synchronize oscilloscope functions to processor timing.

Data applied to the Address Bus, Data Bus, and various control signals are allowed to settle (become valid) before any of the addressed devices are enabled. This is accomplished by switching the E signal HI a short time after each processor cycle begins. The delayed enable signal is inverted by U2556C to provide the active LO signal (\overline{E}) that enables the Address Decode circuit after the Address Bus has settled.

Read-Write Latch U2468B is used to delay the read/ write signal (R/\overline{W}) from the Microprocessor to meet holdtime requirements of the RAM. At the same time, it generates delayed read and write enabling signals of both polarities to meet the requirements of Buffer U2194 and Latch U2294 (in the Microprocessor Data Bus) and various other devices in the Readout circuitry (diagram 7).

When R/\overline{W} goes LO for a write cycle, Read-Write Latch U2468B is reset, and the Q output (pin 9) is held LO. Latch U2294 is in its transparent state at this time, and

data from the Microprocessor is applied asynchronously to the buffered Data Bus. At the end of the write cycle, the R/W signal goes HI, and the reset to U2468B is removed. The E signal also goes through a negative transition, and data on the Microprocessor data bus lines is latched into U2294. The next positive transition of the 1.25-MHz E signal (1/2 E cycle after the R/W signal goes HI) clocks the HI level at U2468B pin 12 (the D input) to the Q output, and the \overline{Q} output (pin 8) goes LO. The 1/2 E cycle delay between the time R/W goes HI and the time that the Q output of U2468B goes HI keeps Latch U2294 outputs on long enough to meet the data hold time for the RAM. At the end of that delay time, pin 1 of U2294 goes HI, and the Latch outputs are switched to the high-impedance state to isolate it from the buffered Data Bus.

A write-enable signal to the RAM is generated by the circuit composed of U2656C and U2556F. The processor R/W signal is inverted by U2556F and NANDed with the enable signal (E) by U2656C. The write enable to the RAM at U2656C pin 9 is produced after the address data has settled. This action prevents writing to improper RAM address locations.

READOUT FRAMING AND INTERRUPT TIMING. Binary Counter U2668 is used to generate a readoutframing clock to the Readout circuitry and a real-time interrupt request to the Microprocessor via inverter U2556E. The readout-framing clock is a regular squarewave signal obtained from U2668 pin 14 by dividing the 1.25-MHz \overline{E} signal from U2556C pin 6 by 1024 (2¹⁰). This clock tells the readout circuitry to load the next block (subframe) of readout information to be displayed. (See "Readout" description for further information concerning the alphanumeric display.) The real-time interrupt request, which occurs every 3.3 ms, is obtained from pin 2 by dividing the \overline{E} signal by 8192 (2¹³).

When the real-time interrupt request occurs, IRQ (pin 4 of U2092) goes LO, and the processor breaks from execution of its mainline program. The Microprocessor first resets Binary Counter U2668 by setting pin 19 of U2043 (diagram 2) HI (to generate the reset), then it resets pin 19 LO to allow the counter to start again. At this time, the Microprocessor sets analog control voltages and reads trigger status from the Display Sequencer (diagram 11). When this is completed, it reverts back to the mainline program.

In addition to the analog control and trigger status update that occurs with each interrupt, on every fifth interrupt cycle the Microprocessor also scans the front-panel potentiometers. Every tenth interrupt cycle, scanning the front-panel switches and checking the 50- Ω DC inputs for overloads is added to the previously mentioned tasks.

If all the tasks are not completed at the end of one interrupt cycle, the real-time interrupt request restarts the analog updates, but as soon as those are accomplished, the Microprocessor will pick up with its additional tasks where it was before the interrupt occurred. This continues until all tasks are completed. If any pot or switch changes are detected, the Miroprocessor updates the analog control voltages and the control register data to reflect those changes prior to reverting back to the mainline program instructions.

ANALOG CONTROL

The Analog Control circuitry (diagram 2), under Microprocessor control, reads the front-panel controls and sets various analog control voltages to reflect these front-panel settings. The calibration constants determined during instrument calibration and the last "stable" front-panel setup conditions (unchanged for approximately seven seconds) are stored in EAROM (elecrically-alterable readonly memory). At power-on the stored front-panel information is used to return the instrument to its previous operating state.

Status Buffer

Data transfer from the Analog Control circuitry to the Microprocessor is via Status Buffer U2108. Data bits applied to the input pins are buffered onto the Data Bus when enabled by the Address Decode circuitry. Via the Status Buffer, the processor is able to (1) determine the settings of front-panel pot and switches, (2) read the EAROM data, (3) find out if the readout display should be switched on or off, (4) determine if a triggered sweep is in progress, and (5) read the contents of the Readout RAM. When disabled, the buffer outputs are switched to high impedance states to isolate them from the buffered Data Bus.

Front Panel Switch Scanning

The Front Panel Switches are arranged in a matrix of ten rows and five columns. Most of the row-column intersections contain a switch. When a switch is closed, one of the row lines is connected to one of the column lines through a diode. Reading of the switches is accomplished by setting a single row line LO and then checking each of the five column lines sequentially to determine if a LO is present (signifying that a switch is closed). After each of the five columns has been checked, the current row line is reset HI and the next row line is set LO for the next column scan cycle. A complete Front Panel Switch scan consists of setting all ten row lines LO in sequence and performing a five-column scan for each of the rows.

Row lines are set LO when the Microprocessor writes a LO to one of the flip-flops in octal registers U2034 and

U2134. The Row data placed on the buffered Data Bus by the Microprocessor is clocked into the registers as two, eight-bit words by clocks from the Address Decode circuitry (DAC LSB CLK for the lower eight bits and DAC MSB CLK for the upper eight bits). All eight outputs of register U2134 and two outputs of register U2034 drive the ten rows of the front-panel switch matrix (the eleventh line is not used in the matrix). Series resistors in the lines limit current flow and eliminate noise problems associated with excessive current flow.

While each row is selected, the processor will scan each of the five lines in sequence. To scan the columns, the processor increments the three data select bits to U2034 that define the column to be checked. Eight-line data selector U2456 connects the associated column line to Status Buffer U2108. As each line is selected, the Microprocessor reads the Status Buffer to determine if the associated switch is open or closed.

In addition to the front-panel switches, the CAL/NO CAL jumper (P501) is checked to determine whether the instrument should be allowed to execute the calibration routines. The levels on U2456 pins 7 and 9 are read by scanning two additional columns at power-up. If the jumper is pulling the CAL bit LO, the operator will be allowed to use the calibration routines stored in firmware. If the NO CAL bit is pulled LO, the calibration routines may not be performed. If the jumper is removed, and neither bit is pulled LO, the Microprocessor is forced into a special diagnostic mode (CYCLE) used to record certain operating failures during long-term testing of the instrument. (See the "Maintenance" section of this manual for an explanation of the diagnostic modes.) Removing P501 or switching it between the CAL and NO CAL positions will not be recognized by the Microprocessor until the instrument is powered down and then turned back on.

The SI (scope identification) bit is checked at power-up to determine if the instrument is a 2445. Some parts of the firmware are shared with a similar instrument, the 2465, and the check is necessary for the Microprocessor to distinguish between the two instruments. A HI on the SI bit indicates that the instrument is a 2445.

The resistors in series with the input lines to U2456 are current-limiting resistors that protect the CMOS eight-line data selector from static discharges. The resistors connected from the input lines to the +5-V supply are pull-up resistors for the front-panel column lines.

Digital-to-Analog Converter (DAC)

DAC U2234 is used to set the various analog references in the instrument and is used to determine the settings of

the front-panel potentiometer. The 12-bit digital values to be converted are written to octal registers U2034 and U2134 for application to the DAC input pins. The DAC then outputs two complementary analog currents that are proportional to the digital input data. (Complementary, in this case, means that the sum of the two output currents is always equal to a fixed value.)

The maximum range of the output currents is established by a voltage-divider network composed of R2127, R2227, R2228, and R2229 connected to the positive and negative reference current inputs of the DAC (pins 14 and 15 respectively). A +10-V reference voltage applied to the DAC through R2228 sets the basic reference current. Resistor R2229 and potentiometer R2127 provide a means to adjust this current over a small range for calibration purposes. The nominal reference current is 1 mA, and the DAC full-scale output current is 4 mA. The output currents flow through series resistors R2324 and R2325, connected to the +1.36-V reference, and proportional voltages result.

Pot Scanning

The Pot Scanning circuitry, in conjunction with the DAC, derives digital values for each of the various frontpanel potentiometers. Scanning of the pots is accomplished by data selectors U2408 and U2418. Three bits are written to register U2208 and select the pot to be read. The bits are latched in the register and keep the pot selected until the register is reset. The Microprocessor writes a LO to the inhibit input (pin 6) of either U2408 or U2418 via register U2308 to enable the device. The enabled data selector connects the analog voltage at the wiper of the selected pot to comparator U2214.

Comparator U2214 compares the analog voltage of each pot to the output voltage from the DAC (pin 18). To determine the potentiometer output voltage, the processor performs a binary search routine that changes the output voltage from the DAC in an orderly fashion until it most closely approximates the voltage from the pot.

The conversion algorithm is similar to successive approximation and generates an eight-bit representation of the analog level. When the pot's value is determined, the Microprocessor stores that value in memory. Once all the pots have been read and the initial value of each has been stored, the processor uses a shorter routine to determine if any pot setting changes. To do this the DAC output is set to the last known value of the pot (plus and minus a small drift value), and the status bit is read to see that a HI and LO occurs. If within the limits, the processor assumes that the pot setting has not changed and scans the next pot. When the processor detects that a pot setting has changed, it does another binary search routine to find the new value of that pot.

Analog Control

The operating mode and status of the 2445 require that various analog voltages (for controlling instrument functions) be set and updated. The digital values of the controlling voltages are generated by the Microprocessor and converted by the DAC. Analog multiplexers U2335 (on diagram 2) and U170 (on diagram 4) route the DAC voltages to sample-and-hold circuits that maintain the control voltages between updates.

The Microprocessor writes three selection bits to register U2034 that directs the DAC output to the appropriate sample-and-hold circuit and charges a capacitor (or capacitors) to the level of the DAC. When the processor disconnects the DAC voltage from the sample-and-hold circuit (by disabling the multiplexer) the capacitor(s) remains charged and holds the control voltage near the level set by the DAC. Due to the extremely high input impedance of the associated operational amplifiers, the charge on the capacitor(s) remains nearly constant between updates.

EAROM

EAROM (electrically-alterable read-only memory) U2008 provides nonvolatile storage for the calibration constants and the power-down front-panel settings. When power is applied to the 2445, the Microprocessor reads the calibration constants and generates control voltages to set up the analog circuitry. The front-panel settings that were present at power-off are recalled to return the instrument to that same operating mode.

The EAROM is a metal-nitride-oxide-semiconductor device (MNOS) and requires a TTL-to-MNOS level shift of the input control and data signals. A MNOS-to-TTL level shift of the output data is also required. Inputs to U2008 are shifted to MNOS levels by U2118B through U2118F and the associated components while output data is shifted back to TTL levels by Q2025, U2118G, and the associated components.

The EAROM data, address, and mode-control bits are written by the Microprocessor to five flip-flops of register U2208. The register outputs drive the level-shifting network in the associated line. Three of these latched bits define the EAROM mode and will direct data into and out of the device. These three mode control bits are applied to pins 7, 8, and 9 of U2008 and set the mode to either Accept Address, Accept Data, Write Data, Read Data, or Shift-Data-Out.

When writing data into the EAROM, the mode is first set to Accept Address, then the address of the location to be altered is applied to the I/O port (pin 12) as a specially encoded sequence of 20 single bits via U2118C, R2020, and CR2021. This sequence of bits is two, one-of-ten codes where the position of the first LO bit in the sequence represents the most-significant bit of the address (in decimal) and the position of the second LO represents the least-significant digit (see Figure 3-3).

The processor clocks each of the 20 bits into the internal address register by clocking U2008 pin 6 via the clock level shifting network (U2118C and associated components).



Figure 3-3. Accept address timing.

Internal address decoding within U2008 then enables the selected address location. The three mode-control bits are then set to the Accept Data mode, and the new 14-bit serial data word is applied to the I/O pin. The data bits are clocked into a temporary data-storage register and the mode-control bits are set to the Write mode. A series of clock pulses then writes the data from the temporary data storage register to the addressed location.

When reading from the EAROM, the processor first sets the three-bit mode-control word to Accept Address as in writing, and the 20-bit address is clocked into the EAROM. Now the mode-control word is set to Read Data, and a single clock pulse moves the data from the addressed location to the temporary data-storage register in parallel. The EAROM mode is then set to Shift Data Out, and the 14-bit data word is clocked serially from the temporary storage register to the I/O pin.

The output data is applied to Q2025, U2118G, and the associated components, to shift it to TTL levels. The Status Buffer U2108 applies the data to the Data Bus where the Microprocessor may read it.

FRONT-PANEL CONTROLS

The Front Panel is the operator's interface for controlling the user-selectable oscilloscope functions. Along with the crt, it provides visual feedback to the user about the present operating state of the instrument.

Most of the Front-Panel controls (diagram 3) are "cold" controls; they are not connected directly into the signal path. Therefore, associated circuits are not influenced by the physical parameters (such as capacitance, resistance, and inductance) of the controls. In addition, translating the analog output levels of some of the potentiometers to digital equivalents allows the processor to handle the data in ways that result in a variety of enhanced control features.

To maintain the front-panel operating setup between uses of the instrument, the digitized values of the potentiometers and front-panel switch settings are stored in EAROM at regular intervals (approximately every seven seconds) so that when the instrument power is turned off, these control settings are not lost. Then, when power is next applied, the instrument will power up to the same configuration as when the power was last removed (assuming the settings of the nondigitized pots and switches remain the same).

The Front-Panel controls also allow the user to initiate and direct the diagnostic routines (and when enabled,

the calibration routines) programmed into the read-only memory (ROM). These routines are explained in the Maintenance section of this manual.

Front-Panel Switches

The Front-Panel Switches are arranged in a ten-row-byfive-column matrix, with each switch assigned a unique location within the matrix (see Figure 3-4). A closed switch connects a row and a column together through an isolating diode. To detect a switch closure, the switch matrix is scanned once every 32 ms (every tenth Microprocessor interrupt cycle). When scanning, the Microprocessor sequentially sets each individual row line LO. A closed switch enables the LO to be passed through the associated diode to a column line. When the processor checks each of the five column lines associated with the selected row, the LO column is detected. The intersection of the selected row and the detected column uniquely identifies the switch that is closed. Further information about switch scanning is found in the "Front-Panel Switch Scanning" description located in the "Analog Control" discussion.

As each switch is read, the processor compares the present state of the switch to its last-known state (stored in memory) and, if the same, advances to check the next switch. When a switch is detected as having changed, the processor immediately reconfigures the setup conditions to reflect the mode change and stores the new state of the switch in memory. The detected status of the switch on each of the following scan cycles is then compared against the new stored data to determine if the switch changes again. The 32-ms delay between the time a switch is detected as having changed and the next time it is read effectively eliminates the effects of switching noise (switch bounce) that may occur after the switch is actuated.

Front-Panel Potentiometers

The thirteen Front-Panel Potentiometers are "cold" controls that control the linear functions of the instrument. (SCALE ILLUM, READOUT INTENSITY, INTENSITY, and FOCUS are not considered part of the Front-Panel Control circuitry for the purposes of this description.) Of these, eight are digitized and control their functions indirectly. The remaining five potentiometers (four vertical POSITION pots and the TRACE SEP pot) control their respective circuit functions directly. Data Selectors U2048 and U2148 in the Analog Control circuitry (diagram 2) route the wiper arm voltage of the pot being read to comparator U2214 where it is compared with the output of DAC U2234. The processor changes the DAC output until it most closely matches the output voltage of the pot, then stores the digital value of that "match". See the "Front-Panel Switch Scanning" description in the "Analog Control" discussion for further information on the reading of pot values.

Like the switch matrix scanning, the Front-Panel pot scanning routine is performed every 32 ms. When entered, the routine reads the settings of the last-moved pot and one unmoved pot. Each succeeding scan continues to read the last-moved pot, but a new unmoved pot is read. In this way, each pot is monitored, but most of the scan time is devoted to the pot that is most likely to still be moving (needing continuous updating).

As the initial pot settings are determined, a digital representation of each value is stored in memory. The processor then checks each pot against its last-known value to determine if a pot has moved. If a pot is detected as moving, the processor executes a routine that converts the movement (displacement from last-set value) into a corresponding control voltage. When producing the actual analog control levels, the processor can manipulate the digital values read for the various pots before sending the output data to the DAC. This allows many of the oscilloscope parameters to vary in an enhanced fashion. The pot data is manipulated by the processor in a manner that produces such features as variable resolution, continuous rotation, fine-resolution backlash, and electrically detented controls.

In the cases of the TRIGGER LEVEL, Horizontal POSI-TION, VOLTS/DIV VAR, and SEC/DIV VAR controls, the processor reads the magnitude and direction of pot rotation and produces variable-resolution control voltages. If a pot's direction of rotation changes, the magnitude of the change from the last-set position remains small, or if it was not the



Figure 3-4. Front-Panel Switch matrix.

last pot moved, a fine-resolution control voltage results. In the fine-resolution range, a given rotational displacement will cause a small control voltage change. The same displacement farther away from the last-set reference will cause a proportionally larger control voltage change, producing a coarse-resolution effect. If the changing pot is the last one moved and the direction of rotation remains the same, the algorithm continues from where it left off during the preceding scan; producing control voltage changes with the same increment as it was last using.

The delta reference controls (Δ REF OR DLY POS and Δ) are continuous-rotation potentiometers. They each consist of two pots ganged together with their wiper arms electrically oriented 180° apart. As the wiper of one pot is leaving its resistive element, the wiper of the other pot comes onto its element. The Microprocessor has the ability to watch the output voltage from each wiper and when it detects that the controlling wiper is nearing the end of its range, it will switch control over to the other wiper. The routine the processor uses to watch these pots sets the associated control voltage on the basis of relative voltage changes (Δ V) that occur. Switching between the pots to change control to the opposite wiper arm is based on the specific voltage levels being sensed.

Sensing specific voltage levels is also used when reading the VOLTS/DIV VAR and SEC/DIV VAR controls. These pots have both a mechanical detent and a processorgenerated electrical detent. As one of these controls is moved out of the mechanical detent position, the processor watches the analog voltage changes that occur; but the associated control voltage will not change until a specific voltage level (the electrical detent level) is reached. Once the electrical detent value is exceeded, the processor begins to vary the associated control voltage in response to further pot rotation. When returning to the mechanical detent position, the electrical detent level is reached first, and the variable voltage action is stopped before the mechanical detent is entered.

Front-Panel Status LED

Light-emitting diodes (LED) are used to provide visual feedback to the operator about the oscilloscope status and operating mode by backlighting front-panel nomenclature. A 32-bit status word, defining the diodes to be illuminated, is generated by the processor and then serially clocked into the four LED-Status Registers (U3300, U3325, U3350, and U3375). The registers hold the selected diodes on until the next update. Whenever the processor detects that a front-panel control has changed (and a different status display is required), a new status word is generated and applied to pin 1 of U3300. As each of the bits is clocked into the Ω_A position of U3300, the preceding bit is shifted to the next register position. After 32 bits have been clocked into (and 24 bits through) U3300, all four LED-Status registers are full and contain the LED illumination

pattern to be displayed to the user. A LO at any Q output of the registers illuminates the corresponding front-panel LED.

The TRIG'D LED is not driven by the LED-Status Register. It is driven by the Analog Control circuitry and illuminated whenever a triggered sweep is in progress.

ATTENUATORS AND PREAMPLIFIERS

The Attenuators and Preamplifiers circuitry (diagram 4) allows the operator to select the vertical deflection factors. The Microprocessor reads the Channel VOLTS/DIV switches and VOLTS/DIV VAR controls and then digitally switches the attenuators and sets the preamplifier gains accordingly.

Channel 1 and Channel 2 Attenuators

The Channel 1 and Channel 2 Attenuators are identical in operation, with corresponding circuitry in each channel performing the same function. Therefore, only the Channel 1 circuitry is described.

Input signals from the Channel 1 input connector are routed through an attenuator network by four pairs of magnetic-latch relay contacts. The position of the relays is set by Microprocessor data placed into Auxiliary Control Register U140. Relay buffer U110 provides the necessary drive current to the relays.

Four input coupling modes (1 M Ω AC, GND, 1 M Ω DC, and 50 Ω DC) and three attenuation factors (1X, ÷10, and ÷100) may be selected by closing different combinations of relay contacts. The three attenuation factors, along with the variable gain factors of the Vertical Preamplifier, are used to obtain the crt deflection factors. The relays are magnetically latched and once set, remain in position until new attenuator-relay-setting data and strobes are generated. (See the "Auxiliary Control Register" description for a discussion of the relay-latching procedure.)

The 50 Ω termination resistor has a thermal sensor associated with it that produces a dc voltage (CH 1 OVL) proportional to the input power. Should the input power exceed the normal safe-operating level for the 50 Ω DC input, the termination resistor temperature will exceed the normal operating limit and will change the output voltage of the thermal sensor. The amplitude of this dc level is periodically checked via comparator U2214 and DAC U2234 (on diagram 2) and allows the Microprocessor to detect when an overload condition is present. When an overload occurs, the processor switches the input coupling to the 1 M Ω position to prevent damage to the attenuator and displays 50 Ω OVERLOAD on the crt. Compensating capacitor C105 is adjusted at the time of calibration to normalize input capacitance of the preamplifier to the attenuator.

A probe-coding ring around the BNC input connector passes probe-coding information (a resistance value to ground) to the Analog Control circuitry for detection of probe attenuation factors. The readout scale factors are set to reflect the detected attenuation factor of the attached probe.

Auxiliary Control Register

The Auxiliary Control Register allows the Microprocessor to control various mode and range dependent functions of the 2445. Included in these functions are: attenuation factors, Channel 3 and Channel 4 gains, verticalbandwidth limiting, and the X-Y display mode.

When the Microprocessor sets the input coupling mode and attenuation factors for Channel 1 and Channel 2, a series of eight, 16-bit control words are serially clocked into shift registers U140 and U150 (eight bits in each register). Each control word is used to set the position of one of the eight attenuator and coupling relays (four relays are in each attenuator assembly). Each control word will have only the bit corresponding to the specific relay contact to be closed set HI. Relay buffers U110 and U130A (for Channel 1) and U120 and U130B (for Channel 2) are Darlington configurations that invert the polarities of all bits. This results in a LO being applied to only the coil lead associated with the contact to be closed; all other coil leads are held HI.

To set a relay once the control word is loaded, the Microprocessor generates a ATTN STRB (attenuator strobe) to U130G pin 7 via R129 and C130. The strobe pulses the output of U130G LO for a short time. This output pulse attempts to turn on both Q130 and Q131 (relay drivers) via their identical base-bias networks. Due to the lower level from the turned on Darlington relay buffer (coupled through the associated coil diode and either CR130 or CR131 to one of the bias networks), one transistor will turn on harder as the ATTN STRB pulse begins to forward bias the transistors. The more positive collector voltage of the transistor turning on harder is fed through the bias diode (again either CR130 or CR131) to further turn off the opposite transistor. This action results in one transistor being fully on and the other one being fully off. The saturated transistor sources current through the two stacked relay coils to the LO output of either U140 or U150 (current sink) to close the selected contacts. Once set, the magnetic-latch feature will hold the relay set to this position until opposing data is clocked into the Auxiliary Control Register and strobed into the relay. All coil leads for the remaining relays are set HI, and only the selected relay will be set.

To set the seven remaining Attenuator and coupling relays, the sequence just described is repeated seven more times. Whenever the Microprocessor determines that the attenuation factor or input coupling has changed, the entire relay-setting procedure is repeated for all eight relays.

After the coupling and attenuator relays have been latched into position, the Auxiliary Control Register is free to be used for further circuit-controlling tasks. Eight more bits of control data are then clocked into U140 either to enable or disable the following functions: vertical bandwidth limiting (BWL), triggered X-Y mode (TXY), the A and B Sweep Delay Comparators (BDCA and BDCB), and slow-speed intensity limit (SIL); or to alter the Channel 3 and Channel 4 gain factors (GA3 and GA4). Two other bits are clocked into register U150: one to produce the CTC signal and the other to control the scale illumination circuit during SGL SEQ display mode. The CTC control bit is used to enable a sweep-start linearity circuit in the A Sweep circuitry (diagram 5) on the 2 ns and 20 ns per division sweeps.

Analog Control Multiplexer

When enabled by the Address Decode circuitry, Analog Control Multiplexer U170 directs the analog levels applied to pin 3 from DAC U2234 (diagram 2) to one of six sampleand-hold circuits. In the Preamplifier circuitry, the sampleand-hold circuits maintain the VAR gain and DC Bal control-voltage levels applied to both the Channel 1 and Channel 2 Preamplifiers U100 and U200 between updates. Two of the Multiplexer outputs direct analog levels to the Holdoff and Channel 2 Delay Offset sample-and-hold circuits (diagram 5). Routing is determined by the three-bit address from register U2034 (diagram 2) applied to Multiplexer U170 on pins 9, 10, and 11.

Channel 1 Preamplifier

Channel 1 Preamplifier U100 converts the single-ended input signal from the Channel 1 Attenuator to a differential output signal used to drive the Vertical Channel Switch. The device produces either amplification or attenuation in predefined increments, depending on the control data written to it from the Microprocessor. The Preamp also has provisions for VAR gain, vertical positioning, and a trigger signal pickoff.

The Channel 1 vertical input signal is applied to pin A of Channel 1 Preamp U100. Control data from the processor is clocked into the internal control register of the device via pin 22 (CD) by the clock signal applied to pin 23 (\overline{CC}). The data sets the device to have an input-to-output gain ratio of either 2.5 or 1 or to have an attenuation factor of 2, 4, or 10, depending on the VOLTS/DIV control setting.

Two analog control voltages set by the DAC and the Channel 1 vertical position dc level modify the differential output signal at pins 9 and 10. The front-panel Channel 1 POSITION control supplies a dc level to U100 pin 17 that vertically positions the Channel 1 display on the crt. A DC Bal signal is applied to pin 2 of U100 from the DAC via the sample-and-hold circuit composed of U160A and C177. This DC Bal signal is a dc offset-null level that is determined during the automatic DC Bal procedure. The offset value is stored as a calibration constant in the EAROM and is recalled at regular intervals to set the DC Bal level, holding the Preamp in a dc balanced condition.

The Channel 1 VOLTS/DIV VAR control is monitored by the Microprocessor during the front-panel scanning routine. When the processor has determined where the VOLTS/DIV VAR control is positioned, it causes DAC U2234 (diagram 2) to produce a corresponding control level and routes it to the VAR gain sample-and-hold circuit composed of U160D, C179, and associated components. The control voltage at the output of U160D (pin 14) sets the variable gain of the Preamp.

A pickoff amplifier internal to U100 conditions the trigger signal and provides the proper signal level at pin 15 to drive the A/B Trigger Generator (U500, diagram 5). The pickoff point for the trigger signal is prior to the addition of the vertical position offset, so the position of the signal on the crt has no effect on the trigger operation. However, the pickoff point is after the DC Bal and Variable gain signals have been added to the signal so both of these functions will affect trigger operation.

Common-mode signals are rejected from the trigger signal by the circuitry composed of operational amplifier U450A and associated components. The inverting input of U450A (pin 6) is connected to the common-mode point between APO+ (pin 12) and TPO- (pin 15) of U100. Any common-mode signals present are inverted and applied to a common-mode point between R451 and R453 to cancel the signals from the differential output. A filter network composed of LR180 and the built-in circuit board capacitor (5.6 pF) reduces trigger noise susceptibility. Trigger signals for options are obtained by removing P100A and connecting the appropriate connector.

The Channel 1 input signal used to provide the horizontal deflection for the X-Y displays is obtained from U100 pin 11. The components between pin 11 and the Horizontal Output Amplifier provide phase compensation of the signal. During instrument calibration, the delay produced by C115, C116, L115, R115, and variable capacitor C118 is matched to the 78-ns delay of the vertical delay line (DL100, diagram 6).

Channel 2 Preamplifier

Operation of Channel 2 Preamplifier U200 is nearly identical to that of the Channel 1 Preamplifier just described. The exceptions are that the output polarity of the Channel 2 signal may be either normal or inverted and that the signal obtained from the BPO+ output (pin 11) is conditioned differently for a different purpose than in the Channel 1 Preamplifier circuitry.

Inverting the Channel 2 signal for the CH 2 INVERT feature is accomplished by biasing on different amplifiers. The control data clocked into the internal control register from pin 22 sets up the necessary switching.

The Channel 2 BPO+ signal at U200 pin 11 provides an accurate representation of the Channel 2 signal at the rear-panel CH 2 OUT connector. The BPO+ output signal is reduced by divider R460 and R461 and is applied to the emitter of Q460B. Transistor Q460B, configured as a diode, provides thermal compensation for the bias voltage of Q460A and reduces dc level shifts with varying temperature. Emitter-follower Q460A provides the drive and impedance matching to the CH 2 OUT connector and removes the diode drop added by Q460B. Clamp diodes CR460 and CR461 protect Q460B should a drive signal be accidentally applied to the CH 2 OUT connector.

Channel 3 and Channel 4 Preamplifier

The functions provided by the Channel 3 and Channel Preamplifier are similar to those provided by the Channel 1 and Channel 2 Preamplifiers. The single-ended CH 3 and CH 4 input signals are converted to differential signals, and vertical gain and vertical positioning information is added to the output signals. Trigger pickoff signals are generated for both channels and are routed to the Trigger hybrid.

Channel 3 and Channel 4 gains may be either 0.1 volt per division or 0.5 volt per division. The logic levels of control bits applied to U300 pin 30 (GA3) and pin 31 (GA4) from Auxiliary Control Register U140 sets the gain of the Channel 3 and Channel 4 Preamplifiers respectively. Vertical positioning of the Channel 3 and Channel 4 signals on the crt is controlled by the variable voltage levels applied to pin 29 (POS3) and pin 30 (POS4) from the front-panel CH 3 and CH 4 POSITION potentiometers.

Dc offsets in the output signal due to any tracking differences between the +5-V and the -5-V supply to U300 are reduced by the tracking regulator circuit composed of U165A, Q190, and associated components. Operational amplifier U165A and Q190 is configured so that the output of voltage at the emitter of Q190 follows the -5-V supply applied to R198. This tracking arrangement ensures that the supply voltages are of equal magnitudes to minimize dc offsets in the output signals.

Scale Illumination

The Scale Illumination circuit consists of U130C, U130D, U130E, U130F, and associated components. The circuit enables the operator to adjust the illumination level of the graticule marks on the crt face plate using the SCALE ILLUM control.

Components U130C through U130F, depicted on diagram 4 as inverters, are actually Darlington transistor pairs. Figure 3-5 is a simplified illustration of the Scale Illumination circuitry, redrawn to show U130C through F as Darlington transistor pairs for the purpose of the following description.

Darlington transistors U130D and U130E control the current flow to scale-illumination lamps DS100, DS101, and DS102. Base drive current for U130D and U130E via R133 is set by the front-panel SCALE ILLUM pot R134. Voltage at the more negative end of the pot is set by the self-biasing configuration of U130F and R135. The voltage level established by these two components is two diode drops above ground (\approx 1.2 V) so that, at full counter-clockwise rotation, the wiper voltage of the SCALE ILLUM pot will just match the turn-off point of U130D and U130E. The voltage at the other end of the pot is set by the



Figure 3-5. Scale Illumination circuit.

collectors of U130D and U130E. As the SCALE ILLUM pot is advanced, the base drive to U130D and U130E increases, and the voltage on their collectors moves closer to ground potential. This increases the current through the scale-illumination lamps to make them brighter and produces some negative feedback to the base circuit through the SCALE ILLUM pot. Negative feedback stabilizes the base drive to U130D and U130E to hold the illumination level constant at the selected setting of the SCALE ILLUM control.

During SGL SEQ display mode, the graticule is illuminated only once during the sequence for photographic purposes. In this mode, a HI is initially written to Auxiliary Control Register U150 (bit Q_H). This turns on U130C and shunts the base drive current of U130D and U130E to ground. At the point in the sequence when the graticule should be illuminated, the processor writes a LO to bit Q_H , and U130C is turned off. This enables U130D and U130E to turn on the lamps to the illumination level set by the SCALE ILLUM pot.

DISPLAY SEQUENCER, TRIGGERS, AND SWEEPS

The Display Sequencer circuitry (diagram 5) controls and sequences the "analog-type" oscilloscope functions in real time, dependent on control data it receives from the Microprocessor. The A/B Trigger circuitry, under control of the Display Sequencer, detects when triggering requirements are met and initiates the appropriate sweep. The A Sweep and B Sweep circuits generate sweep ramps under control of the Display Sequencer when triggered by the A/B Trigger circuitry.

Display Sequencer

The Display Sequencer stage consists primarily of integrated circuit U650. This IC accepts analog and digital control signals from various parts of the instrument and, depending on the control data string clocked into its internal control register from the Microprocessor, will change control signals that it sends to other, signal-handling circuits.

Fifty-five bits of serial data from the processor defining the instrument's operating sequence are applied to the Display Sequencer data input, pin 25. The data string is clocked into U650 to the internal control register by the processor-generated control clock applied to pin 24. The data string is organized in several fields, with each field defining the operating mode of one specific instrument function.

Display Sequencer U650 controls the various functions defined by the data fields by setting the levels of the associated control lines. The functions and controlling signal lines for each function are as follows:

Vertical Display Selection

CH 1, CH 2, CH 3, CH 4, ADD, and Readout Y signals are selected by the $\overline{VS1}$, $\overline{VS2}$, $\overline{VS3}$, and $\overline{VS4}$ control signals. See the Vertical Channel Switch description for further information.

Horizontal Display Selection

A Sweep, B Sweep, CH 1 (for X-Y displays) and Readout X are selected by the $\overline{\text{HSA}}$ and $\overline{\text{HSB}}$ control signals See the Horizontal Output Amplifier description for further information.

Trigger Source Selection

CH 1, CH 2, CH 3, CH 4, ADD, Line, and a sample of the vertical output signal (for calibration purposes only) are selectable as the Trigger SOURCE by the SROA, SR1A, SR2A, SR0B, SR1B, and SR2B control lines (pins 28, 27, 29, 32, 31, and 30 respectively). See the A/B Trigger description for further information.

Trigger Holdoff

Sweep recovery time and the circuit initialization time required when front-panel controls are changed are controlled by the THO (trigger holdoff) signal.

Delta Time (Δt) Delay Selection

DLY REF 0 or DLY REF 1 is selected by the DS (delay select) signal.

Trigger and Sweep Activity (Status)

The activity of the Trigger and Sweep circuits, as indicated by the \overline{SGA} , \overline{SGB} , \overline{TSA} , and \overline{TSB} lines, is reported to the Microprocessor via the TSO (trigger status output) line when clocked by the TSS (trigger status strobe) signal.

Intensity Control

The readout intensity, display intensity, and display intensity compensation are controlled by the BRIGHT output level.

Display Blanking

Display blanking for CHOP VERTICAL MODE, Readout transitions, and front-panel control changes is controlled by the BLANK output.

Readout Control

The vertical selection, horizontal selection, and intensity controls are all set to their readout modes either at the end of an A Sweep (SGA goes HI) or in response to a readout request (ROR) from the Readout circuitry (diagram 7). While in the readout mode, the BLANK control signal is driven by the readout blank (ROB) input signal on pin 5 (also from the Readout circuitry). The readout active line (ROA, pin 6), when set LO, tells the Readout circuitry that readout dots may be displayed if necessary. The ROA signal is always set LO at the start of the trigger holdoff time following sweeps, and it is held there until the holdoff time is almost over. This allows the majority of holdoff time to be used for displaying readout dots. The Display Sequencer will switch the ROA signal back to HI before the end of holdoff so that the readout display does not interfere with display of the vertical signal at the triggering event.

Trace Separation

Vertical separation between the A Sweep trace and the B Sweep traces (for alternate horizontal sweep displays), and between the reference B Sweep trace and the delta B Sweep trace (when delta time is selected in B Sweep only mode), is enabled by the TS1 + TS2 output.

X10 Horizontal Magnification

Horizontal X10 magnification is controlled by the MAG output.

Calibrator Timing

The 5-Hz to 5-MHz drive signal to the Calibrator circuitry is provided by the CT output.

In the course of developing waveform displays, the Display Sequencer selects one or more vertical channel, sets the trigger source, and selects the horizontal display mode. In most cases, the trigger selection does not change after it has been set unless a front-panel trigger control is changed. An exception is that in VERT TRIGGER MODE, the trigger source tracks the sequencing of the vertical channels (unless AUTO LVL MODE, or CHOP VERTICAL MODE is also selected). Trigger source selection lines are changed only during trigger holdoff time between sweeps.

HOLDOFF RAMP. The holdoff ramp circuit, used to delay the start of a sweep until all circuits have recovered from the previous sweep, is made up of U165C, Q154, Q155, and associated components. Operational Amplifier U165C and capacitor C180 form a sample-and-hold buffer

used to set the charging current for holdoff-ramp integrating capacitor C660. A control voltage from digital-toanalog converter (DAC) U2234 (diagram 2) via multiplexer U170 (diagram 4) is stored on C180. The stored voltage level sets the base voltage for both Q154 and Q155 via amplifier U165C. Transistors Q154 and Q155 form a current-mirror with nearly equal collector currents. Transistor Q154 is a current-to-voltage converter that provides negative feedback to U165C, setting loop gain. Transistor Q155 acts as a constant current source that charges integrating capacitor C660, producing a linear holdoff ramp.

A comparator circuit in U650 detects when the ramp crosses a predefined threshold voltage (approximately +3 V). When the threshold is reached, pin 10 of U650 (HRR) goes LO and the integrating capacitor is discharged. At that same time, an internal counter that keeps track of the holdoff ramp cycles is incremented. The ramps continue to be generated and reset until the holdoff ramp counter has counted the number of ramp cycles defined by the sweep-rate-dependent holdoff data field stored in the Display Sequencer control register. At all sweep speeds except 5 ns per division, the count is at least two holdoff ramp cycles. The front-panel variable HOLDOFF control affects holdoff time by varying the HOLDOFF control voltage to U165C (from the DAC), changing the charging rate of integrating capacitor C660.

When holdoff time requirements are met (determined by the number of ramps counted), the Display Sequencer sets the THO (trigger holdoff) signal LO. This enables both the A Sweep hybrid (U700) and the A Trigger circuitry in U500. The Trigger circuit begins monitoring the selected trigger source line and, when a triggering event is detected that meets the triggering requirements defined by the stored control data, initiates the A Sweep and sets the TSA (trigger status, A Sweep) line to Display Sequencer U650 LO (indicating that the A Sweep has been triggered).

As the A Sweep circuit (U700) responds to the trigger, it sets the \overline{SGA} (sweep gate A) line LO (via U980A) indicating that an A Sweep is in progress. After the sweep has run to completion, U700 sets the \overline{SGA} line HI signaling the end of sweep. The Display Sequencer then sets the THO line HI, resetting the A/B Trigger hybrid U500 and A Sweep hybrid U700 in preparation for the next sweep.

DELAY GATE OPERATION. Analog Switches U850B and U850C select the delay references for each sweep. Depending on the display mode and point in the display sequence, the $\overline{\text{DS}}$ control signal (U650 pin 40) routes one of the two analog delay references through U850B and U850C to the two sweep hybrids. The selected reference level is compared against the changing sweep ramp voltages

to generate the delay gates that control each sweep's functions.

After an A Sweep has been initiated by a trigger, a delay gate circuit within U700 compares the A Sweep ramp voltage to the selected delay reference. When the sweep ramp reaches the delay reference level, the $\overline{\text{DG}}$ (delay gate) output goes LO, enabling the B trigger portion of U500 and B Sweep hybrid U900. Then, when B triggering occurs (for TRIG AFT DLY mode), the A/B Trigger hybrid sets the TGB (trigger gate B) signal LO, initiating the B Sweep. In RUN AFT DLY mode, however, the TGB signal to U900 is held LO, and the B Sweep is initiated at the end of the A Sweep delay time when the A Sweep delay gate goes LO.

STATUS MONITORING. As the Display Sequencer controls the display system in real time, it continually monitors the trigger and sweep operations and updates the internal trigger status register accordingly. The Microprocessor checks the contents of this register every 3.3 ms to determine the current status of the trigger and sweep circuitry. The Microprocessor reads the trigger status register by generating a series of trigger status strobe (TSS) pulses (U650 pin 19) to serially clock the contents of the register out to the TSO (trigger status output) line and onto the Data Bus (via Status Buffer U2108 on diagram 2). The system status information obtained by this check is used for AUTO LVL triggering, AUTO free-run triggering, detecting the completion of all the sweeps in a SGL SEQ display, and during instrument calibration.

INTENSITY CONTROL. The Display Sequencer controls the intensity for both sweep and readout displays. The analog levels at pins 22 and 23 (set by the front-panel INTENSITY and READOUT INTENSITY controls) determine the basic intensity level of the displays. Two internally generated DAC currents (developed by multiplying the IREF current at pin 20 by two processor-generated numbers stored internally) are added to the basic intensity level currents to produce the display intensity seen on the crt (see Table 3-1). The two DAC currents added to the INTENSITY current are dependent on sweep speed, number of channels being displayed, and whether or not the X10 MAG feature is in use. These added currents increase crt beam current and hold the display intensity somewhat constant under the varying display conditions. The resulting current is applied to Z-Axis Amplifier U950 (diagram 6) from the BRIGHT output of the Display Sequencer (pin 21).

To produce the intensified zone on the A Sweep trace for A intensified by B Sweep displays, an additional current is added to the crt drive signal by the Z-Axis Amplifier during the concurrence of the SGAZ and SGBZ (sweep gate A and B z-axis) signals.

Type of	Horiz Sele		Resulting Current at BRIGHT	
Display	HSA	HSB	Output	
X/Y	LO	LO	DI (display intensity) only	
A Sweep	LO	н	DI + A Swp DAC current	
B Sweep	н	LO	DI + B Swp DAC current	
Readout HI		н	ROI (readout intensity) only	

Table 3-1 Intensity Control

The readout intensity (ROI) level, controlled from the front-panel READOUT INTENSITY pot, is conditioned by U350A and associated components. Operational Amplifier U350A, configured as a full-wave rectifier, increases readout intensity when the pot is rotated either direction from center. Resistor R360 sets the minimum readout intensity current that occurs at the midpoint of the READOUT INTENSITY pot rotation.

Readout On-Off Comparator U350B detects to which side of center the READOUT INTENSITY control is set. The Microprocessor reads the output of omparator U350B via Status Buffer U2108 (diagram 2) at regular intervals. Depending on the status received, the processor sets up the Readout circuitry (diagram 7) to display either all of the readout information or just the "delta type" readouts.

Blanking of the crt display during CHOP VERTICAL MODE displays or when switching between dot positions in the readout displays is controlled by the Display Sequencer's BLANK output (pin 3). When the signal is LO, the crt z-axis is turned on to the selected intensity level; when HI, the crt display is blanked.

READOUT CONTROL. Readout displays are controlled by the readout request (ROR) signal, the readout active (ROA) signal, and the readout blank (ROB) signal. During the first part of the holdoff time, up until one or two holdoff ramps before holdoff time ends (dependent on the sweep rate), the Display Sequencer sets the ROA signal line LO. While the ROA line is LO, the Readout circuitry may display readout character dots if necessary. During readout displays, the horizontal and vertical select signals (HSA, HSB, VS1, VS2, VS3, and VS4) are all set HI. This deselects the waveform-related sweep and deflection signals and gives display control to the Readout circuitry. While readout information or cursors are being displayed, the During holdoff, the Display Sequencer always sets the readout active (\overline{ROA}) line LO. As previously described, setting the \overline{ROA} signal LO allows the Readout circuitry to display readout dots. In some settings of the SEC/DIV switch, with adequate trigger rates, holdoff time is provided for the Readout circuitry to display all the readout information without causing noticeable display flicker.

In those cases where the holdoff time is insufficient to prevent flicker, a portion of the Readout circuitry will request display control by setting the readout request (\overline{ROR}) signal LO. The Display Sequencer recognizes all readout requests immediately and switches the horizontal and vertical select lines to the readout display mode. The Readout circuitry displays one readout dot and then resets the readout request HI to switch back to the display of waveforms. Readout requests occur as required during sweep times to keep the readout display caught up. (See "Readout" description for further information).

TRACE SEPARATION. The TRACE SEP feature is used to position the alternate B Delayed Sweep trace downward from the A Sweep when Alternate Horizontal Display Mode (TURN-ALT) is active. It is also used when either the Δt or $1/\Delta t$ measurement function is used with B Sweep only displays. In the latter case, the TRACE SEP control vertically positions the trace(s) associated with the Δ control.

When the Display Sequencer determines that trace separation should be active, the LO TSIN level at pin 7 is routed to pins 9 and 8, the TS1 and TS2 outputs (connected together). This LO output turns off transistor Q600 (diagram 6), thereby enabling the trace separation voltage from the front-panel TRACE SEP pot to be applied to pin 42 of Vertical Output Amplifier U600. To disable the trace separation function, the Display Sequencer sets the TS1 + TS2 control line HI, turning on Q600 and shunting the trace separation signal to ground.

X10 MAG SELECT. The MAG (sweep magnifier) output (pin 39) drives the magnifier control input (pin 14) of Horizontal Output hybrid U800 and the select input (pin 9) of analog switch U860C (diagram 6). Analog switch U860C routes a magnifier gain-control voltage to the Horizontal Amplifier to set the horizontal gain for the X10 magnified displays. CH 2 DELAY OFFSET. The $\sqrt{S2}$ (vertical select, channel 2) output applied to analog switch U860B at pin 10 routes a calibrated offset voltage from sample-and-hold buffer U165D to both sweep hybrids when the Channel 2 vertical signal is being displayed. The offset voltage is used to eliminate the apparent propagation delay between the Channel 2 and the Channel 1 (or CH 2 and either one of the other channels). A step in the calibration procedure allows use of the front-panel Channel 2 Delay Offset feature to be either enabled or disabled. When enabled, the Channel 2 offset may be adjusted up to ±500 ps (with respect to Channel 1) using the Δ control.

CALIBRATOR TIMING. The Calibrator timing signal (CT) from the Display Sequencer is generated by an internal counter. The counter divides the 5-MHz clock input at pin TC (timing clock) by a value that is a function of sweep speed. The resulting square-wave output signal drives the Calibrator circuit. For ease of sweep rate verification, the Calibrator signal provides a display of five complete cycles on the crt at sweep speeds from 100 ms per division to 0.1 μ s per division. Below 100 ms per division, the Calibrator output frequency remains at 5 Hz; and above 0.1 μ s per division, the Calibrator frequency remains at 5 MHz.

When chopping between vertical channels, the Display Sequencer adds a 200-ns skew at the end of some sweeps to desynchronize the chop frequency from the sweep speed (to prevent the sweep from locking onto the chop frequency). Due to this, the Calibrator signal has an irregular pulse repetition characteristic between sweeps. This will not be apparent when observing the Calibrator signal on the crt of the 2445 since the skew is synchronized to the sweep, but may be observed when the Calibrator output signal is used with other instrumentation. The skew can be eliminated by setting the 2445 to SGL SEQ Mode (to shut off the sweeps).

A/B Trigger

The A/B Trigger hybrid (U500) and associated circuitry select the triggering signal source for each horizontal sweep as directed by the Display Sequencer. When the proper triggering criteria to initiate a sweep are detected, a triggering gate signal is produced to start the selected sweep.

Control data from the processor defining trigger mode, coupling, and slope parameters for each trigger is clocked into two storage registers internal to U500 by the A TRIG CLK signal on pin 23 (CCA) and the B TRIG CLK signal on pin 47 (CCB). The Display Sequencer selects the A trigger source with the SROA, SR1A, and SR2A signal lines; the B trigger source is selected using the SROB, SR1B, and SR2B signal lines. Table 3-2 illustrates trigger source selection.

Table 3-2						
Trigger	Source	Selection				

	Select Inputs			
SR2A(B)	SR1A(B)	SR0A(B)	Trigger Source	
н	н	L	CH 1	
н	L	Н	CH 2	
Н	L	L	ADD	
L	н	L	СН 3	
L	L	н	CH 4	
Н	Н	H	LINE (or BWLB ^a	

^aDuring calibration routines from the Diagnostic Monitor.

To initiate the A Sweep, the trigger hybrid compares the selected signal to the analog trigger level input at pin 13, TLA (trigger level A). B trigger signals are compared to the TLG (trigger level B) signal at pin 37 when triggered B Sweeps are required. When the proper trigger signal is detected, U500 outputs a trigger gate (TGA or TGB) to the appropriate sweep circuit to initiate that sweep.

When an A Sweep is initiated, the trigger-status line (TSA) (trigger status A, U500 pin 20) goes LO to signal the Display sequencer that a trigger has occurred. Until the sweep is completed, the TGA signal on pin 18 (or TGB signal on pin 42 for B Sweeps) remains LO. After the A Sweep is completed, the A Sweep Gate (SGA) from A Sweep hybrid U700 (via U980A) will go HI, causing the Display Sequencer to set its THO (trigger holdoff) line (pin 13) HI. This resets the sweep hybrid and the trigger hybrid in preparation for the next trigger event.

The B Trigger Holdoff input (THOB, U500 pin 39) is held HI (keeping the B Trigger reset) until the A Sweep Delay Gate (\overline{DG} , U700 pin 41) goes LO (see the following A Sweep description). When \overline{DG} goes LO, the B Trigger portion of U500 is enabled. The B Sweep Trigger functions in a manner similar to that of the A Sweep Trigger just described.

A Sweep

When properly triggered, the A Sweep circuit generates linear sweep ramps of selectable slopes. When amplified, these ramp signals horizontally sweep the crt beam across the face of the crt. The A Sweep circuitry consists of U700, Q709, Q741, U860A, U910B, U980A, and associated components.

The A Sweep ramp signal is derived by charging one of several selectable capacitors from a programmable constant-current source. Capacitor selection depends on the sweep-rate-dependent control data (CD) on pin 29 that is clocked into A Sweep hybrid U700 by the A SWP CLK on pin 28 (CC). This sweep-rate data causes some internal logic to select either hybrid-mounted capacitors CT0 or CT1 or capacitor C708 at the CT2 (timing capacitor two) pin. An additional capacitor, C709, may be selected (via Q709) if the control data asserts the TCS (timing capacitor select) signal on pin 9. TCS will be HI for A Sweep speeds slower than 1 ms per division. Capacitor C707 and associated circuitry form a linearity compensation circuit.

The constant current to charge the selected capacitor is derived from the DAC-controlled voltage, A TIM REF (A timing reference), generated on the Control Board. The ITREF input (U700 pin 24) is held at zero volts by an internal programmable current-mirror circuit at that input (see Figure 3-6). The A TIM REF voltage is applied to the current mirror via series resistors R723 and R724 to establish the input reference current (ITREF). The output of this current mirror is related to the input reference current by a multiple "M" that is set by a control data



Figure 3-6. Sweep generator.

field stored in the internal control register of U700. The derived output current (M x ITREF) is connected to another programmable current-mirror circuit, U910B, external to the hybrid. The output of U910B provides the actual charging current and is a control-data-selected multiple of the M x ITREF current.

At the time of calibration, the processor will vary the ITREF input current until the slope of the output ramp for specific current-mirror/timing capacitor combinations is precisely set. The values of A TIM REF at these settings allow the processor to precisely calculate the characteristics of the current-mirror circuits at their various multiplication factors and the charging characteristics of the timing capacitors. These values are stored as calibration constants in nonvolatile memory (EAROM U2008, diagram 2).

Once the calibration constants are set, any setting of the SEC/DIV switch causes the Microprocessor to recall the associated calibration constants from the EAROM. The processor then calculates the proper value of A TIM REF based on the selected timing capacitor and the current-mirror multiplication factors.

If the SEC/DIV VAR control is out of the calibrated detent position, the processor will decrease the A TIM REF voltage from the maximum, in-detent value by an amount proportional to the position setting of the VAR control. At the maximum, fully counterclockwise setting of the VAR control, the ITREF current is one-third that of the normal, in-detent current.

For A Sweep hybrid U700 to initiate a sweep at the selected rate, the AUXTRIG (auxiliary trigger) input (pin 3), the THO (trigger holdoff) line from the Display Sequencer (on pin 1), and the TRIG (trigger) line from the trigger hybrid (on pin 2) must all be LO. With these three inputs LO, the A SWEEP ramp begins, and the sweep gate (SG) output (pin 45) goes LO. The buffered sweep gate signal (SGA) at the output of U980A returns to the Display Sequencer through R981 to indicate that the A Sweep is active. The sweep gate signal is used by various other circuits for their timing activities and is held LO until the A SWEEP ramp ends. The buffered (negative) sweep gate is inverted and routed to the rear-panel A GATE output connector via U975B.

The A Sweep Delay Gate (\overline{DG}) signal acts as the trigger holdoff (THO) signal for the B Sweep and the B Trigger circuitry. It is generated by comparing the A SWEEP ramp voltage to the selected delay reference (DR) level from analog switch U850C. As the ramp voltage crosses the delay reference level, the delay gate (\overline{DG}) output signal goes LO, removing the HI THO level to the B Sweep. This enables the B Sweep to run immediately in RUN AFT DLY B Trigger Mode or, when in TRIG AFT DLY B Trigger Mode, enables the B Sweep to run when a triggering event occurs.

The BDCA (A Sweep bypass-delay comparator) input (pin 39) is a data bit from Auxiliary Control Register U140 (diagram 4) that, when HI, sets the A Sweep $\overline{\text{DG}}$ output LO at the beginning of the A Sweep. This enables the B Sweep to run immediately at the start of the A Sweep and is used for calibration purposes and for options.

The capacitive load (part of the etched-circuit board) at the RDA (retrace delay adjust) input (pin 4) is used to delay the retrace of the sweep until the Z-Axis drive is fully turned off in response to the SGAZ gate going HI. This delay prevents any part of the retrace from being seen.

B Sweep

Operation of B Sweep hybrid U900 is similar to that just described for the A Sweep with the following exceptions: The THO input (and thus sweep enabling) is controlled by the A Sweep hybrid and not the Display Sequencer (see the preceding A Sweep description). The timing capacitor select output, TCS, is not used, and only three timing capacitors are selectable (two on the B Sweep hybrid at CTO and CT1 and one externally at CT2). Unlike the A Sweep, the delay reference (DR) input (pin 37) and the B Sweep bypass-delay comparator signal (BDCB) input (at pin 39) are used only for factory calibration.

Calibrator

The Calibrator circuit, composed of Q550, U165B, U550A, B, C, and D, and associated components, generates a square-wave output of precise amplitude and frequency characteristics. The CALIBRATOR signal provided at the front-panel output connector is useful for adjusting probe compensation and verifying VOLTS/DIV, SEC/DIV, and Δt (delta time) calibration. Output frequency is controlled by the Display Sequencer and is set to display five cycles across the ten crt graticule divisions at sweep speed settings from 100 ns per division to 100 ms per division. This feature allows quick and easy verification of the sweep rates. The Calibrator circuitry is essentially a voltage regulator that is alternately switched on and off, producing the square-wave output signal.

When the timing signal (CAL) from the Display Sequencer to the base of U550D is LO, U550C (configured as a diode) is forward biased, shunting bias current away from Q550, keeping it turned off. When transistor Q550 is off, the front-panel CAL OUT connector is pulled to ground potential through R558, setting the lower limit of the CALIBRATOR output signal. As the CAL signal goes from LO to HI, the emitter of U550D is pulled HI to reverse bias U550C. Bias current for Q550 is established, and the transistor is turned on. The voltage at the emitter of Q550 rises to a level of +2.4 volts, determined by the voltage regulator composed of U165B, U550A, U550B, and associated components. This regulated level is applied to the front-panel CALIBRATOR connector through a voltage-divider network composed of R557 and R558. This produces an output voltage of 400 mV with an effective output impedance of 50 Ω .

Since the frequency of the CALIBRATOR signal is controlled by the same divider chain that controls operation of the vertical chopping rate, the intentional 200-ns shift added to the chop signal at the end of some sweeps (to desynchronize the chopping rate from the sweep rate) shows up on the CALIBRATOR signal as an irregularwidth pulse. This shift is not apparent when viewing the CALIBRATOR signal on the instrument providing the signal (since the skew occurs during sweep-retrace time), but it should be taken into account when using the 2445 CALIBRATOR signal with other instrumentation. The skew can be eliminated from the signal by setting the 2445 TRIGGER MODE to SGL SEQ (to shut off the sweeps).

VERTICAL CHANNEL SWITCH AND OUTPUT AMPLIFIERS

The Vertical Channel Switch (diagram 6) selects the signal source for vertical deflection of the crt beam. The Vertical, Horizontal, and Z-Axis output amplifiers provide the signal amplification necessary to drive the crt.

Vertical Channel Switch

The Vertical Channel Switch circuitry consists of hybrid Channel Switch U400, that selects one of the vertical signals for application to the Vertical Output Amplifier, and a combined switch/amplifier circuit that converts the single-ended readout vertical signal into a differential signal for application to the Channel Switch.

Channel selection is controlled by the Display Sequencer $\overline{VS1}$ through $\overline{VS4}$ signals applied to the vertical channel selection pins (pin 24, pin 25, pin 13, and pin 14 respectively). (See Table 3-3 for the Vertical Display Selection.) When a vertical select line is LO, the associated input signal pins are connected to the differential output (+OUT, pin 1 and -OUT, pin 3). The CH 5 input signal (Readout Vertical) is added to the output whenever both the $\overline{VS3}$ and $\overline{VS4}$ select signals are HI but will only contain readout information when the readout select logic (U970C and U975A) detects that the Display Sequencer has set both the Horizontal Select signals (HSA and HSB) HI (readout selected).

Table 3-3 Vertical Display Selection

	Marchael				
vs ī	VS2	VS3	VS4	Vertical Display	
L	н	Н	Н	CH 1	
Н	L	Н	Н	CH 2	
L	L	Н	Н	ADD	
Н	н	L	L	СН 3	
н	н	Н	L	CH 4	
Н	Н	н	н	Readout (Y)	

READOUT SWITCH/AMPLIFIER. Transistors U485A, U485B, U485C, U485D, and U475C, along with their associated components, make up an analog switch circuit that routes either the readout vertical signal at the base of U485A or the ground reference at the base of U485C to the output at the emitter of U475C. The signal selected depends on the complementary voltages applied to the emitter junctions of the two emitter-coupled transistor pairs, U485A and B and U485C and D. The selection voltages are developed by voltage-divider networks on the complementary logic outputs of U975C and U975A.

When readout information is to be displayed, the horizontal select inputs to U980B and U980C go H1 and the output of NAND-gate U975C goes LO. The LO applied to the divider network of R498, R484, and R471 pulls the anode of CR484 low enough to reverse bias it. This forward biases the emitter-coupled pair U485A and B via R483. NAND-gate U975A inverts the LO and applies a H1 to the junction of R497 and R485. The HI forward biases CR485, and the emitters of U485C and D are pulled to a level in excess of +2 V, reverse biasing the transistor pair. With U485C and D reverse biased, the ground reference level at the base of U485C is isolated from the output, while the readout vertical information is allowed to pass through the forward-biased transistor pair.

When readout information is not being displayed, a HI is present at the output of NAND-gate U975C. The HI forward biases CR484 and, when inverted by U975A, reverse biases CR485. With the biasing conditions reversed, the transistor pair of U485C and D becomes forward biased and U485A and B become reverse biased. The ground reference level present at the base of U485C is coupled to the output, while the readout vertical signal is isolated.

The output signal (either the readout vertical signal or the ground reference level) is applied to the CH5+ input of Channel Switch U400 via R495 and R412. The inverting amplifier circuit composed of U475A, U475B, U475D, and associated components inverts the readout vertical signal for application to the CH5- input. The amplifier is an inverting unity-gain configuration with transistors U475A and U475B connected as an emitter-coupled pair. The base of U475A is referenced to ground through R482. The base of U475B is pulled to the same level by the negative feedback from emitter-follower U475D through R478. The noninverted signal applied is to the base of U475B through R492 and will attempt to increase or decrease the current to the base of U475B, depending on the amplitude and polarity of the signal. However, the negative feedback from the collector of U475B (via U475D and R478) will hold the base of U475B at the ground reference level. The feedback current through R478 develops a voltage drop across R478 that is equal in amplitude but opposite in polarity to the noninverted vertical readout signal. The inverted readout signal is applied to the Channel Switch on pin 2 (CH5-) via R476 and R402.

Resistor R416 (connected to pin 16) sets the high-frequency response of the Channel Switch hybrid.

Delay Line

Vertical deflection signals from the Vertical Channel Switch are delayed approximately 78 ns by Delay Line DL100. This delay allows the Sweep and Z-Axis circuits to turn on before the triggering event begins vertical deflection of the crt beam, thereby permitting the operator to view the triggering event. The pi-filter network, composed of inductors and capacitors built into the circuit board, and adjustments R403 and C404 correct phase-distortion introduced by the delay line and set the overall higher frequency response of the vertical deflection system.

Vertical Output Amplifier

Vertical Output Amplifier U600 is a hybrid device that provides the final amplification of the selected vertical signal, raising it to the level required to drive the crt deflection plates. The vertical signal from the Delay Line is applied to pins 10 and 3 of U600. The RL network connected between pins 8 and 5 (COMPA and COMPB) of U600 compensates the signal for the skin-effect losses associated with the delay line.

Amplifier gain and vertical centering are adjusted by R638 and R639 respectively, primarily to match the amplifier hybrid to the crt installed in the instrument. An intensity-dependent correction current is sinked away from the vertical centering input at pin 39 by the Dynamic Centering circuit. The correction signal holds the vertical centering stable over a wide range of varying display intensity. Readout jitter adjustment pot R618 is used to minimize thermal distortion in the output amplifier to reduce jitter in the display readout.

The vertical output signal at pins 28 and 33 of U600 (OUT A and OUT B) is applied to the vertical deflection plates of the crt (diagram 8) via L628 and L633. The deflection plates form a distributed-deflection structure that is terminated by a hybrid resistor network. One element of the terminating network is an adjustment potentiometer used to match the network impedance to that of the crt.

BANDWIDTH LIMITING. Bandwidth-limiting coils L644 and L619, along with capacitors built into U600, form a three-pole filter used to roll off high-frequency response of the Vertical Output amplifier above 20 MHz. To limit the vertical bandwidth, the BWL (bandwidth limit) input to U600 (pin 16) is pulled LO. It may be set LO either by the BWL control data bit from Auxiliary Control Register U140 (diagram 4) when the operator selects the Bandwidth Limit feature or automatically by the output of NAND-gate U975A in the Vertical Channel Switch circuitry (via CR616) when the readout is being displayed.

TRACE SEPARATION. The voltage applied to the TS (trace separation) input of U600 (pin 42) is used to offset the output levels of the hybrid to vertically shift the position of trace on the crt. During normal sweep displays, the TS1 + TS2 signal applied to the base of Q600 by the Display Sequencer (diagram 5) is HI, and the transistor is turned on. The TRACE SEP level at the junction of R642 and CR600 is shunted to ground, and no offsetting of the output signal will occur. For those displays in which trace separation should occur, the Display Sequencer switches the base of Q600 to ground level to turn off the transistor. The trace separation level set by front-panel TRACE SEP control R3190 is now applied to the TS input of U600, and a corresponding offset of the displayed trace will occur.

BEAM FIND. As an aid in locating off-screen or overscanned displays, the 2445 is provided with a beam-finding feature. When the front-panel BEAM FIND button is pushed, the beam-find input pin (BF, pin 15) of U600 will be pulled HI. While BF is HI, the dynamic range of Vertical Output Amplifier U600 is reduced, and all deflected traces will be held to within the vertical limits of the crt graticule.

OUTPUT PROTECTION CIRCUIT. A current-limit circuit composed of transistors Q623 and Q624 protects the Vertical Output Amplifier from a short-circuited output or a bias-loss condition. Either of these fault conditions will

cause excessive current to flow into pins 30 and 31 of U600. Current in FET Q624 is limited to the IDSS current, so the voltage at pins 24, 30, and 31 will drop. This decreases the forward bias on pass-transistor Q623 and lowers the voltage at pin 23 of U600 enough and provides some degree of protection for the device.

Horizontal Amplifier

The Horizontal Amplifier circuitry consists of Horizontal Output Amplifier U800, a unity-gain buffer amplifier made up of the five transistors in U735, and associated components.

UNITY-GAIN BUFFER AMPLIFIER. The amplifier circuit composed of U735A, B, C, D, and E along with their associated components, form a unity-gain amplifier that buffers the ramp signal from A Sweep Generator U700 to the Horizontal Output Amplifier. Transistors U735C and D form a differential pair with the negative excursion of their emitters limited to -5 V (clamped by U735E). Negative feedback from the collector of U735C to its base is via emitter-followers U735A and B (in parallel) which drive to the A Sweep input (pin 18, A+) to Horizontal Output Amplifier U800.

HORIZONTAL OUTPUT AMPLIFIER. Integrated circuit U800 provides the final amplification of the selected horizontal-deflection signal required to drive the crt. One of the single-ended input signals applied to the four input pins is converted to a differential-output signal at the output pins of the amplifier. The four deflection signals to U800 are: the A Sweep (pin 18, A+), the B Sweep (pin 16, B+), the Readout Horizontal signal (pin 17, RO), and the Channel 1 signal (used for horizontal deflection of the X-Y displays) at pin 20, the X+ input pin. Signal selection is done by an internal channel switch and is controlled by the HSA (horizontal select A) and HSB (horizontal select B) signals from the Display Sequencer (see Table 3-4).

Table 3-4 Horizontal Display Selection

Contro	l Level		
HSA HSB		Selected Signal	
нн		Readout (X)	
Н	L	B Sweep Ramp	
L	н	A Sweep Ramp	
L	L	X Input (from CH 1)	

Switching between unmagnified (X1) gain and magnified (X10 gain) is also controlled by signals from the Display Sequencer. For normal horizontal deflection, the MAG signal on pin 14 of U800 is HI, and the gain of the output amplifier produces normal sweep deflection. Precise X1 deflection gain is set by adjusting X1 Gain pot R860. When the X10 MAG feature is selected, amplifier gain for the magnified sweeps is increased by a factor of 10. The MAG signal from the Display Sequencer goes LO when magnified sweep is to be displayed. This switches the amplifier gain and switches analog switch U860C from the X1 position to the X10 position. Amplifier gain in the magnified mode is adjusted by adding or subtracting a small bias current using X10 Gain control R850. Dc offsets in the amplifier and crt are compensated for, using Horiz Centering pot R801 to precisely center the display. An intensity-dependent position correction signal, used to hold the horizontal centering stable over a wide range of varying display intensities, is added at this point by the Dynamic Centering circuitry.

As with the Vertical Output Amplifier, the Beam Find feature reduces the dynamic range of the Horizontal Output Amplifier. While the front-panel BEAM FIND button is pressed in, a HI is placed on U800 pin 15 via pull-up resistor R615, and the horizontal deflection is reduced, moving horizontally off-screen displays to within the graticule viewing area.

Timing and linearity of the sweep is set by voltage divider R802-R803.

Z-Axis Amplifier

Z-Axis Amplifier U950 turns the crt beam off and on at the desired intensity levels as the oscilloscope goes through

its display sequence. The BRIGHT (brightness) signal applied to U950 pin 44 from the Display Sequencer U650 (diagram 5) is amplified to the level required to drive the crt control grid (via the DC Restorer circuitry) and sets the crt beam intensity. The BLANK input signal applied to U950 pin 5, also from the Display Sequencer, blanks the trace during sweep retrace, chop switching, and readout blanking by reducing the VZOUT signal to a blanked level. Sweep gate z-axis signals (SGAZ and SGBZ) from the A Sweep and B Sweep hybrids (U700 and U900 respectively, diagram 5) are applied to the Z-Axis Amplifier on pins 4 and 5. These signals turn the beam current on and off for the related displays and, when used in conjunction with the BLANK signal on pin 5, enable the sweeps to be blanked while still allowing the Readout circuitry to blank and unblank the crt for the readout displays.

Control signals applied to U950 pin 48, pin 2, and pin 1 (HSA, HSB, and TXY respectively) switch some internal logic circuitry to enable or disable different input signals for the various types of displays. Table 3-5 illustrates the effects of the various input signals on the output signal for different combinations of HSA, HSB, and TXY.

The Z-Axis hybrid has an internal limiter circuit that prevents the crt from being damaged during high-intensity, high-repetition-rate displays. For high-rep-rate displays, capacitor C956 is shunted to ground via U850A. A signal representative of the intensity setting and the sweep repetition rate is integrated on C957 and results in a control level at pin 7 of U950 used to limit intensity of the crt beam. For the slower repetition rate displays, the SIL bit (slow intensity limit) from Auxiliary Control Register U140 (diagram 4) opens CMOS switch U850A, gently reducing the effective capacitance at pin 7. In this slow-sweep mode, limiting depends primarily on the intensity setting.

Control Inputs		S	Intensity Affected	Blanking Affected	Typical Display
тхү	HSA	HSB	By	By	
Xa	н	н	BRIGHT (RO level)	BLANK	Readout
X	н	L	BRIGHT, Z EXT	BLANK, SGAZ, SGBZ	Delayed Sweep
X	L	н	BRIGHT, SGBZ, Z EXT	BLANK, SGAZ	Main Sweep
 L	L		BRIGHT, SGBZ, Z EXT	BLANK	X-Y
Н	L	L	BRIGHT, SGBZ, Z EXT	BLANK, SGAZ	X-Y

Table 3-5 Blanking and Intensity Control Selection

^aX = State doesn't matter.

Focus tracking for intensity (VZOUT) level changes is provided by the VQOUT (quadrapole output voltage) signal at pin 22 of U950. The VQOUT signal varies the focusing voltages (and thus the focusing strenth) of two quadrapole lenses in the crt (diagram 8). The VQOUT signal is related to the VZOUT level exponentially and provides the greatest auto-focus control at high-intensity levels. Gain of the VQOUT signal is set by the High-Drive Focus adjustment, R1842. The VQOUT signal also drives the Dynamic Centering circuit and holds the display position stable during wide-range intensity level changes.

Transient response of the Z-Axis Amplifier is adjusted by potentiometer R1834, connected to U950 at pin 13.

Dynamic Centering

The circuit composed of U3401, U3402, and associated components generates compensating signals to offset positioning effects that occur in the crt when the intensity is varied over a wide range. The VQOUT signal from Z-Axis Amplifier U950 is exponentially proportional to the display intensity and dynamically controls the intensitydependent offsets.

Dynamic Centering adjustment pots R3401 and R3407 set the gain and polarity of the signals at their related outputs by varying the current in the emitter circuit of one of two emitter-coupled pairs of transistors. Adjusting the bias level at pin 4 above ≈ -10.6 volts (determined by R3410 and R3411 at the complementary input, pin 1) will generate an inverted signal, while adjusting the bias level below -10.6 volts will cause a noninverted signal. Amplitude of the resulting signal is dependent on how far from the -10.6-volt reference the bias is set. The output signal is added or subtracted from the position voltage applied to the Vertical and Horizontal Output Amplifiers. Both pots are adjusted so that position shifts due to display intensity variations are minimized.

READOUT

The Readout circuitry (diagram 7) is responsible for displaying the alphanumeric readout characters on the crt. An eight-bit character code specifying each character (or cursor segment) to be displayed is written from the Microprocessor to a corresponding location in the Character RAM U2920 (a 128-x-8-bit, random-access memory integrated circuit). Each of the lower 64 locations in the RAM corresponds to one of the 64 possible character locations in the crt readout display (see Figure 3-7); 32 locations in the upper graticule row and 32 in the lower graticule row. The upper 64 RAM locations are used to store cursor segment information for the display of the ΔV and Δt measurement cursors. The eight-bit character code written to each location in RAM points to a block of addresses in Character ROM U2930. This block in the ROM contains the dot-position information for the specific character to be displayed at the associated crt position.

Each character is made up of zero (for a space character) or more dots displayed in an eight-wide by sixteen-high dot matrix. Specific blocks of ROM addresses contain all the X-Y offset coordinates for the dots in a particular character in the readout. The coordinates are referenced to the lower-left corner of the character dot matrix. Each individual data byte in the block of ROM addresses contains both the X and the Y coordinates for one dot of the associated character.

To display a character, a combination of the character position on the crt (the RAM address) and the byte of X-Y position data from Character ROM U2930 (relative to that character position) is appled to Horizontal and Vertical DAC (digital-to-analog converters) circuits, U2910 and U2905 respectively. In these circuits, the X-Y position data is converted to analog deflection signals used to position each dot in the crt readout display. Each of the position bytes are read from the block of ROM defining the character under control of the readout timing and sequencing circuitry. The resulting dots, when displayed in sequence, form the character at the proper location on the crt.

Readout I/O

The Readout I/O circuitry, composed of U2860, U2865, U2960, and associated components, provides the interface between the Microprocessor and the Readout board. Two types of data, Readout mode data and character data, are written to the Readout board serially via data bus line BD0.

STORING A CHARACTER. Displaying a character starts with serially clocking 15 of the 16 character data bits into a 16-bit shift register formed by registers U2960 and U2860. The ROS1 strobe (readout strobe one) from the Address Decode circuitry (diagram 1) is the clocking signal. The first eight bits of the loaded data indicate the character to be displayed, while the last seven bits select the location on the crt that the character is to be displayed.

On positive-going transitions of the ROS1 strobe, the data bit present on the BD0 data line is shifted into the first latch of character address register U2960. The following negative-going edges of the ROS1 strobe are inverted by U2965A to produce a positive transition that shifts the data bit present at U2960 pin 9 (Ω_{SH}) into U2860. After 15 ROS1 strobes have occurred, seven bits of character data are latched into U2860, and the eighth character bit and seven of the character address bits are latched into

character address register U2960 (though they have not been shifted into their correct positions for addressing the RAM).

At this point, the last character bit remains to be shifted into the registers, but the operating mode must be set up first to ensure correct operation upon shifting the final bit. The eight bits of mode data are shifted into the mode control register U2865 by the $\overline{\text{ROS2}}$ strobe. Bit Q_4 (WRITE), along with the $\overline{\text{ROS2}}$ and the R/\overline{W} Dlyd signal are applied to the RAM enabling circuitry and determine when new character information will be written into the Character RAM. With U2865 loaded with the mode data, a final $\overline{\text{ROS1}}$ strobe clocks the eighth bit of character data from U2960 to U2860 on the negative edge, and the positive edge of the strobe clocks the eighth character address bit (an unused bit) into U2960.

With control bit Q_4 from U2865 LO, the outputs of U2860 are enabled and the eight bits of character data (CD0 through CD7) are written in parallel into the Character RAM at the location selected by the seven-bit address from U2960. Register U2960 is enabled only when the Readout is not displaying characters (the REST signal at pin 15 of U2960 is HI).



Figure 3-7. Developing the readout display.

The character data register U2860 also provides a means for the Microprocessor to read data from the Character RAM for partial verification of Readout circuit operation (during the power-up tests). The eight bits of parallel data from the Character RAM location selected by character address register U2960 are loaded into U2860 by setting bit Q3 of mode control register U2865 LO. Inverter U2965C converts the LO to a HI and applies it to character register U2860 at pin 1. The HI on pin 1, in combination with the fixed HI on pin 19 of U2860, switches the character register to the Load mode. The next positive transition of the ROS1 strobe loads the eight data bits placed on the CD0 through CD7 bus lines into the register in parallel. Bit Q_3 is then returned HI, and the next positive transition of the $\overline{ROS1}$ strobe shifts the Q_A bit to pin 8 (Q_A') , the RO DO (readout data out) line. Seven more ROS1 strobes shift the remaining seven bits of character data out onto the RO DO line to Status Buffer U2108 (diagram 2) to be read, one at a time, by the processor.

Character RAM

Character RAM U2920 provides temporary storage of the readout character selection data. This character data is organized as 128 eight-bit words that define the character that should be displayed at any given readout position on the crt. Cursor information is also stored in U2920 when cursors are to be displayed.

RAM locations may be addressed either from the Readout I/O stage by character address register U2960, as previously described, or by the Character Counter stage. The lower 64 address locations in RAM each correspond to a specific readout location on the crt, while the upper 64 address locations store cursor information. The eight bits of data written to one of these locations from the Readout I/O stage is a code that identifies the specific character (or cursor segment) that should be displayed at the associated crt location. After the display data is written into the RAM, the Character Counter is allowed to address the RAM, incrementing through the RAM address field. The eight-bit character codes for each display location are output to Character ROM U2930 in sequence.

Character Counter

The Character Counter stage consists of two four-bit counters (U2940A and B) cascaded together to form an eight-bit counter (only seven of which are used) and tristate buffer U2935 which drives the RAM address lines.

As the Character Counter addresses each RAM location, a sequence of "dot display cycles" is performed in which the individual dots that make up the character are positioned on the crt and turned on. The EOCH (end of character) signal applied to U2885A prevents the counter from incrementing until all dots of the character have been displayed. As the last dot of a character is addressed, the EOCH bit at pin 2 of U2855A goes LO. The next GETDOT pulse increments U2940B, and the next RAM location is addressed to start the display of the next character. Space characters have the EOCH bit set LO for the first "dot" of the character and merely advance the Counter to the next character address without displaying any dots. See the Character ROM description for further explanation of the EOCH bit.

Character ROM

Character ROM U2930 contains the horizontal and vertical dot-position information for all of the possible characters (or cursor segments) that may be displayed. The eight bits of character data from the Character RAM are applied to the eight most-significant address inputs (A4 through A11) of the Character ROM and select a block of dot-positioning data unique to the character to be displayed. The Dot Counter increments the four least-significant address lines (A0 through A3), causing the ROM to output a sequence of eight-bit words, each defining dot position for the selected character.

The three least-significant bits of a ROM dot-data word (DD0 through DD2) select one of eight horizontal positions for the dot within an eight-by-sixteen character matrix (see Figure 3-7). The next four bits (DD3 through DD6) define the vertical position of the dot within the matrix. These dot-data bits are applied to the Horizontal and Vertical Character DACs, where they are converted to the analog voltages used to position the dot on the crt.

The last dot-data bit DD7 is the EOCH (end of character) bit and, when LO, indicates that the last dot of the character is addressed. It is used to reset the Dot Counter (via U2855B) and enables the Character Counter to be incremented (via U2855A) after the last dot of a character has been displayed.

Two servicing jumpers, J401 and J402, have been provided to disable the Character ROM and force the DD7 bit (EOCH) LO. In certain instances, these two conditions may be useful when troubleshooting the Readout circuitry. To prevent damage to the ROM output circuitry, J402 should only be installed after J401 is installed (to disable the ROM).

Dot Counter

The Dot Counter consists of two four-bit counters (U2870A and B), OR-gate U2835A, inverter U2980D, and inverting input AND-gate U2855B. It sequences through a block of addresses containing dot-position data for a selected character. The Dot Counter is incremented when a dot is finished (via Inverter U2980D) by the GETDOT signal from the Dot Cycle Generator.

The counter increments through the block of dotposition data until the last byte of the block is encountered (last dot). This last data byte has the EOCH (end of character) bit (DD7) set LO. The dot is positioned and displayed in the normal manner, but when the GETDOT signal occurs for the next dot display cycle, the EOCH bit is latched into U2905 and generates the EOCH1 (end of character, delayed one dot) signal at U2905 pin 19. With EOCH and EOCH1 both LO, the HI reset pulse produced at pin 4 of NOR-gate U2855B resets the counter and, except for space characters, the EOCH bit returns HI. As the reset is removed from the Dot Counter, it is reenabled for display of the next character. For space characters, the EOCH bit will be detected as a LO when the first dot is read from the Character ROM, and the Character Counter will advance to the next character on the next rising edge of GETDOT.

Counter U2870A and OR-gate U2835A enable characters of more than 16 dots to be displayed. Since most of the readout characters are small, using 16 dots or less, efficient data storage is achieved by storing the dot-position data as 16 consecutive bytes. For displaying these smaller characters, the four bits from U2870B are sufficient to address the 16 possible dot-position bytes.

When larger characters (up to 32 dots) are to be displayed, an additional bit of counter data must be used to address the ROM. This fifth bit comes from U2870A pin 3 and is ORed by U2835A with bit CD0 from the Character RAM. The block address for these larger characters always has bit CD0 set LO, so the counter bit from U2870A pin 3 is in control of the ROM address line at pin 4 of U2930. When displaying these larger characters, the dot count goes beyond 16 dots before the EOCH bit is set LO. On the seventeenth character, the fifth counter bit (pin 3 of U2870A) will go HI to address the next 16-byte block of character data in ROM U2930. The lower four bits of the Dot Counter then sequence through this additional block in the normal manner until the EOCH bit is encountered, resetting the counter.

Horizontal DAC

The Horizontal DAC generates the voltages used to horizontally position dots of the readout display on the crt. Five data bits (CAO through CA4) from the Character Counter stage position a character to the correct column in the display (32 possible columns across the crt), while three data bits from Character ROM U2930 (DD0 through DD2) horizontally position the dots within the eight-bysixteen character matrix (see Figure 3-7). The eight bits of position data are written to the permanently enabled DAC each time a new dot is requested by the Dot Cycle Generator. The GETDOT signal applied to pin 11 (Chip Select) enables the DAC to be written into, and the falling edge of the 5-MHz clock applied to pin 12 (Write) writes the data at the eight DAC input pins into an internal latch. The voltage at the DAC output pin changes to reflect the data present in the latch.

Vertical Character DAC

The function of Vertical Character DAC U2905 is similar to that of the Horizontal DAC just described. It is responsible for vertically positioning each character dot on the crt. The Vertical DAC circuit is made up of five, D-type flip-flops (contained within U2905) and an accompanying resistor weighting network. The outputs of the flip-flop source different amounts of current to a summing node through a resistor weighting network.

The five data bits are latched into U2905 on the rising edge of the GETDOT signal. One bit of character address data (CA5) from the Character Counter switches the vertical display position between the upper and lower readout display lines. When the display is to be in the bottom line, bit CA5 is set LO. With CA5 LO, zener diode VR2925 is biased off and a small current is sourced to the summing node via R2925. Vertical position above this reference is determined by dot data bits DD3 through DD6. When the top line is to be displayed, the CA5 bit is set HI, biasing VR2925 on. A larger current is now sourced into the summing node via R2925 and enough voltage is developed across R2926 to move the display to the top row of the crt. As before, the individual dots are then positioned above this reference level by dot data bits DD3 through DD6.

Mode Select Logic

The Mode Select Logic circuitry is composed of analog switches U2800 and U2805, buffers U2820A and B, gates U2810A, B, C, and D, U2900B and C, and part of U2905. It controls the readout display mode by selecting which deflection signals should drive the Horizontal and Vertical Deflection Amplifiers during a readout display. Five display modes are decoded by the Mode Select Logic: character display, vertical cursor 0, vertical cursor 1, horizontal cursor 0, and horizontal cursor 1.

For normal character displays, cursor select bit CA6 on U2800 pin 1 is LO. This LO signal passes through analog switch U2800 and is latched into U2905 when the GETDOT request from the Dot Cycle Generator goes HI. This latched LO selects the character display mode by forcing the outputs of U2900B and C and U2810A and
B HI. The HI outputs of U2900B and C applied to the select input pins of analog switch U2805 cause the Horizontal DAC output signal applied to U2805 pin 11 to be routed to the Horizontal Amplifier (diagram 6) via buffer U2820B. The same HI logic levels cause NOR-gates U2810C and D to produce a LO at their outputs. This causes analog switch U2800 to route the Vertical DAC output signal applied to pin 12 to the Vertical Output Amplifier (also diagram 6) via buffer U2820A.

For cursor displays, cursor select bit CA6 goes H1. This H1 is routed through analog switch U2800 and latched into U2905 when GETDOT next goes H1. This produces a H1 at U2905 pin 5, enabling the Mode Select Logic to decode output bits DD3, DD4, and DD5 (from U2905) to determine which of the four possible cursor modes is selected (see Table 3-6). Once one of the cursor modes is entered, analog switch U2800 routes a fixed H1 from pin 5, pin 2, or pin 4 to U2905 to keep the Mode Select Logic enabled. Character display mode is reentered only when return-to-character-mode data is decoded (DD4 and DD5 both LO). When that occurs, U2800 routes the CA6 bit to U2905 and, if the bit is LO, the cursor display mode is halted.

CURSOR DEVELOPMENT. Cursors are displayed in short sections, alternating between both vertical positions (for the delta voltage cursors) or both horizontal positions (for the delta time cursors). When displaying delta voltage cursors, the DLY REF 0 level is routed to the Vertical Amplifier by analog switch U2800. This level determines the vertical position of one of the voltage cursors. Horizontal-positioning voltages for one segment of the cursor are routed from Horizontal DAC through analog switch U2805 and buffer U2820B to horizontally position each of the dots making up the cursor segment. DLY REF 1 is then used to vertically position the second cursor, and the Horizontal DAC positions each of the dots for that cursor segment. The cycle is repeated until all segments of both cursors are displayed.

Delta time cursor displays are similar in that the DLY REF 0 and DLY REF 1 signals are used to position the cursors. In this case, however, analog switch U2805 selects the DLY REF 0 and DLY REF 1 signals alternately to position the cursors horizontally, and the Horizontal DAC output is routed via analog switch U2800 and buffer U2820A to vertically position the dots within each cursor segment.

Refresh Prioritizer

The Refresh Prioritizer circuitry consists of U2850A and B, U2950A, U2990A, and U2985. It keeps track of how well the Readout circuitry is doing in displaying all the required readout information and maintains the overall refresh rate. Since the readout display must remain flickerfree and at a constant intensity over the entire sweep rate range, various modes of displaying readout information are provided. The Refresh Prioritizer keeps track of the display status and enables the various readout-display modes as required to produce minimal interference with the displayed waveform trace(s).

Control Bits						
CA6 (Cursor Select)	DD5	DD4	DD3	Mode Selected	Horizontal Signal	Vertical Signal
L	X ^a	х	x	Character Display	Horiz DAC	Vert DAC
Н	L	Н	L	Vert Cursor 1	Horiz DAC	DLY REF 1
H	L	Н	н	Horiz Cursor 1	DLY REF 1	Horiz DAC
Η	Н	L	L	Vert Cursor 0	Horiz DAC	DLY REF 0
 H	Н	L	Н	Horiz Cursor 0	DLY REF 0	Horiz DAC
Η	L	L	х	Return to Character	r Display Mode	,

Table 3-6 Readout Display Mode Selection

^aX = State doesn't matter.

Theory of Operation-2445 Service

Ideally, readout information should be displayed only when the oscilloscope is not trying to display waveform traces. These times occur before a trace commences, after a trace is completed, or between consecutive traces. Displaying in this mode corresponds to "priority one" in Figure 3-8 and causes no interference with the displayed waveforms. If the Readout circuitry is able to display all the required readout dots during the holdoff time between sweeps, the prioritizer U2985 will turn off the Dot Start Governor until the next subframe of readout information is to be displayed. When the sweep times are either too fast to finish a readout display during holdoff (at 5 ns per division no identifiable holdoff time exists) or too slow to allow flicker-free readout, readout display modes other than priority one are initiated.

The next most desirable time for dots to be displayed is during "triggerable" time; that time between sweeps when the oscilloscope is waiting for a sweep trigger event to occur. This is designated priority two and may cause slight interference on the leading edge of the displayed trace if a dot is being displayed when the actual trigger occurs.

Finally, the least desirable dot display time is during a waveform trace display. This display time is designated either priority three or priority four. (Priority four indicates a higher demand of display time.) In priorities three and four, dot displays occur during the main portion of the waveform display. However, the waveform blanking associated with these displays is relatively random in nature and is usually not noticeable.

To start a readout display, the ROSFRAME (readout subframe) request from the Timing Logic (diagram 1) clocks the Q output of flip-flop U2850A HI. ROSFRAME is a periodic clocking signal used to hold the overall refresh rate constant and occurs at regular intervals, regardless of the state of the display.



Figure 3-8. Readout display priorities.

As the Dot Cycle Generator runs, it resets U2830B in the Dot Timer at somewhat irregular intervals with the STARTDOT signal (via inverter U2890A). The Dot Timer then starts a timing sequence, and the rising edge of the REFRESH signal from U2830A pin 4 clocks the latched ROSFRAME request from U2850A pin 5 to the Q output (pin 9) of flip-flop U2850B. This HI, applied to the S1 input (pin 10) of prioritizer U2985, sets it up to increment with the next REFRESH clock applied to its clock input (pin 11). The LO \overline{Q} output of U2850B (pin 8) applied to the reset input of U2850A resets the latched ROSFRAME request. See Figure 3-9 for an illustration of the timing sequence involved.

The next REFRESH clock increments the display priority to one by clocking a HI to the Q_D output (pin 12) of prioritizer shift register U2985. (Table 3-7 illustrates the operation of U2985. The same clock latches the now LO ROSFRAME request at U2850B pin 12 to the Q output (pin 9), where it is applied to the S1 input (pin 10) of prioritizer U2985. The LO on the S1 input of the prioritizer will remain until another ROSFRAME request from the Timing Logic occurs, and the encoded priority at the output pins of U2985 will remain as it is presently set.

As each of the consecutive dots of the readout frame are displayed, the Dot and Character Counters increment until all dots of the subframe have been displayed (eight characters). As the Character Counter increments to address the next character of the display (first character of the next frame), the fourth bit of counter U2940B goes HI and sets the SO input (pin 9) of prioritizer U2985 HI via exclusive-OR-gate U2990A. The Dot Timer then clocks the prioritizer with a REFRESH clock on pin 11 of U2985, and the priority is decremented back to zero (indicating that the subframe is completed). The next ROSFRAME request starts the process over again to display the next subframe of readout display. The sequence just described is the priority one display mode and is used when holdoff time between sweeps allows all dots of the subframe to be displayed before the next ROSFRAME request occurs.

Table 3-7 Operation of Prioritizer Shift Register

Select Inputs		Mode
S0	S1	
Н	Н	Parallel Load
н	L	$L \rightarrow Q_A$ (decrease priority)
L	н	$H \rightarrow Q_D$ (increase priority)
L	L	Hold Data



Figure 3-9. Timing of Refresh Prioritizer.

If a second ROSFRAME request occurs before the Character Counter indicates the end of the subframe (to decrement the prioritizer back to zero), input S1 of U2985 will be set HI (while the SO input pin remains LO) and the Prioritizer will increment to priority two (outputs Q_C and Q_D go HI) on the next STARTDOT cycle. If this display priority still is inadequate to complete the subframe display before the next ROSFRAME request occurs, priority two will be incremented up to priority three, or even to priority four should the condition persist. Priority four is operationally the same as priority three, but it is used to keep the readout circuitry continuously displaying readout data on through the next subframe, thus allowing the display to catch up. If priority four is in effect, the next decrement that occurs at the end of a subframe only returns the prioritizer to priority three, not to priority two.

The circuit composed of flip-flop U2950A and exclusive-OR-gate U2990A enables either edge of the CA3 bit to decrement the priority of the display when a subframe is completed. Either a negative or positive transition on pin 2 of U2990A will cause the output at pin 3 to go HI since the Q output of U2950A is still at the opposite level. The HI from U2990A indicates that the end of the present subframe has occurred, and it sets up the prioritizer to decrement with the next REFRESH clock. At the same time that the prioritizer decrements, the changed level of the CA3 bit is clocked through U2950A and causes the output of exclusive-OR-gate U2990A to return LO until the next subframe is completed.

If the subframe is completed (S0 on U2985 goes HI) when a ROSFRAME request is also pending (S1 is also HI), U2985 does a parallel load, reloading the present priority back into the prioritizer. Since, in this case, the subframe display was completed at the same rate as the ROSFRAME request occurred, the readout display priority is not changed.

Dot Start Governor

The Dot Start Governor detects the display priority from the Refresh Prioritizer and initiates dot-display cycles as the appropriate conditions are met. The conditions tested include display priority, sweep gate completion, dot completion, readout control status, and the readout active enable from the Display Sequencer.

When the readout board status line (ACTIVE/ ADDRESSABLE) is HI (signifying display) and the REST line goes HI to indicate that the dot cycle is complete, AND-gate U2970C generates a HI at pin 8 (DOTOK) to

Theory of Operation-2445 Service

signal that a new dot display is allowed. The HI from U2970C enables most of the gating in the Dot Start Governor. If the Refresh Prioritizer has encoded a display priority of either one or two, the output of exclusive-ORgate U2990B is HI. When DOTOK from U2970C goes HI to enable a dot display, the LO reset from pin 6 of U2970B to pin 1 of flip-flop U2880A is removed. Now, when the A Sweep gate (SGA) goes HI (beginning of Holdoff), the HI at the D input of U2880A is clocked to the Q output and the $\overline{\mathbf{Q}}$ output at pin 6 will go LO, requesting display of a priority one or two dot. This LO dot request is propagated through U2885B, U2890D, U2890B, and U2890C and sets the STARTDOT signal LO. STARTDOT going LO resets Dot Cycle Generator shift register U2995 and counter U2830B of the Dot Timer. Resetting the Dot Cycle Generator shift register causes the REST signal from U2995 pin 13 to go to a LO, removing the HI DOTOK signal at U2970C pin 8. As DOTOK goes LO, STARTDOT at pin 8 of U2890C goes HI to start the Dot Cycle Generator. At the same time the reset to U2880A is asserted via U2970B and the dot request is removed. Both the Dot Timer and the Dot Cycle Generator are now enabled and start the first dot-display cycle during holdoff time.

After the Display Sequencer U650 (diagram 5) has time to respond to the end of the sweep gate, it sets the readout active signal (\overline{ROA}) to pin 4 of U2880A LO. This sets pin 5 of U2855B LO, and the signal is propagated through U2855B, U2890D, U2890B, and U2890C, as before, resetting the Dot Timer and the Dot Cycle Generator. REST then goes LO as before and starts the Dot Cycle Generator and Dot Timer. This cycle continues, displaying one dot per cycle (except for the first nondisplayed dot of a character which is automatically initiated by $\overline{EOCH2}$), until the Display Sequencer determines that the readout time is over (sets \overline{ROA} HI) or until the display priority is decremented to zero.

When a display priority of three or four exists, the output of U2990B will be LO, and U2970B, U2880A, and the associated logic gates following it will not be able to initiate a dot cycle. In either of these display priorities, U2970D. U2835C, U2980A, U2965B, and flip-flop U2950B detect the higher priority and generate a readout request signal (ROR) to the Display Sequencer. The LO from U2950B pin 8 propagates through U2890B and U2890C to initiate a STARTDOT cycle. When the Display Sequencer recognizes that the readout request signal is LO, it will perform the mode-dependent setup functions necessary to give display control to the Readout Board and will then set the ROA (readout active) line LO. The LO will be clocked into U2880B, and the Dot Cycle Generator will generate a GETDOT signal, resetting the readout request from flipflop U2950B. Only one dot is displayed for each readout request.

A similar readout display request will be generated when priority-two-or-higher displays are required when sweep gates are not present (dot display during triggerable time after holdoff). This condition is detected by NAND-gate U2885A. AND-gate U2970D allows a readout request to be generated when in the interfere mode. This mode is invoked only during a single-sequence waveform display and ensures that all of the selected sweep combinations are displayed once, followed by a complete readout frame (for the purpose of crt photography).

Dot Cycle Generator

The Dot Cycle Generator, composed of shift register U2995, flip-flop U2880B, and associated gating circuitry, generates time-related signals for the following purposes: unblanking the crt to display a dot; requesting the next byte of dot data in preparation for displaying the next dot; and reenabling itself to repeat the tasks, via the Dot Start Governor (dependent on the display priority).

The timing relationships of the Dot Cycle Generator output signals are controlled by shift register U2995. When the Dot Start Governor initiates a STARTDOT cycle as previously described, the STARTDOT signal initially goes LO, resetting all the Q outputs of U2995 LO and setting the Q output of flip-flop U2880B to a HI. The STARTDOT signal is then returned HI, and Dot Timer counter U2830A and shift register U2995 are enabled. The shift register begins to consecutively shift HI logic levels to its Q output pins with each 5-MHz clock from Dot Timer. After approximately 400 ns, pin 5 (Q_C) of the shift register will go HI. The HI at Q_C propagates through exclusive-OR-gate U2990D and AND-gate U2970A to unblank the crt by setting the readout blanking signal ($\overline{\text{ROB}}$) HI.

When the Q_F output of U2995 goes HI (1 μ s after STARTDOT), the output of U2990D goes LO and the output of U2990C goes HI. The LO from U2990D propagates through U2970A to blank the crt (ROB goes LO) and to clock flip-flop U2880B via inverter U2890C. The ROA (readout active) level from the Display Sequencer (diagram 5) is clocked from the D input (pin 12) of U2880B to the Q output; and, if LO (indicating that the readout circuitry had control of the crt when unblanking occurred; thus the dot was displayed), the output of U2980B is set HI. With three HI levels applied to NAND-gate U2885C, a GETDOT request is generated to get the next byte of dot-position data for display. The next 5-MHz clock sets the Q_G output of U2995 HI, and the output of U2990C goes LO, removing the LO GETDOT signal.

At 1.4 μ s after STARTDOT goes HI, U2995 pin 13 ($\Omega_{\rm H}$) goes HI to produce the REST signal, indicating that the current dot cycle is complete and the Dot Cycle Generator is at REST. If the readout ACTIVE/ADDRESSABLE mode bit at U2970C pin 10 is still HI, the REST signal going HI produces a HI DOTOK signal (next dot is allowed) at pin 8. This HI applied to pin 10 of U2890C, along with any of the possible dot requests from the Dot Start Governor, will initiate another STARTDOT cycle for the next dot of the display. As long as the Display Sequencer holds the readout active line (ROA) LO, U2885B, U2890D, and U2890B of the Dot Start Governor will automatically initiate dot cycles as soon as the previous one ends (REST goes HI), until the Refresh Prioritizer is decremented to zero.

When the last dot of the character is called from the Character ROM, the EOCH bit (DD7) applied to latch U2905 at pin 8 (in the Mode Select Logic circuitry) is LO. At the end of that dot display cycle, the GETDOT signal clocks the LO EOCH bit into latch U2905. The latched bit becomes the EOCH1 signal (end of character, delayed one dot request) and is applied to U2855B, along with the already LO EOCH bit, to reset Dot Counters U2870A and B. The least-significant bits to the Character ROM address pins (A0 through A4) are then zeros, and the first dot of the next character is addressed. The Horizontal and Vertical DACs don't write this first dot position data into their registers until the end of the next GETDOT signal. That same GETDOT signal also clocks EOCH1 into U2905 which becomes EOCH2 at pin 6 (end of character, delayed by two dot requests). EOCH2 is applied to AND-gate U2970A and disables the gate prior to the time the Dot Cycle Generator attempts to unblank the crt for the first dot display; thus the first dot of a character is never displayed.

Disabling the unblanking path for the first dot of each character in the manner just described allows the more radical voltage changes between characters to settle before the actual display of the next character begins. When the dot data for one of these undisplayed dots also has the EOCH bit set LO, it is a space character, and the display is advanced to the next character.

Dot Timer

The Dot Timer, composed of U2890A and U2830A and B, generates three, time-related signals used to synchronize the display and maintain the proper sequencing of the individual character dots.

The two least-significant bits of the Dot Timer, from U2830B pins 11 and 10, are reset at the beginning of a dot cycle by a LO STARTDOT signal applied to the reset input of the counter via U2890A. As the dot-display cycle begins, the STARTDOT signal returns HI and the Dot Timer begins counting in a binary fashion. The 10-MHz clock applied to pin 13 is divided by two to produce the 5-MHz clocking signal at output pin 11. The 5-MHz clock sequences the Dot Cycle Generator through the various phases of the dot-display cycle. The REFRESH output signal from U2830A pin 4 updates the Refresh Prioritizer as each subframe is displayed.

A third clock, from U2830A pin 6, occurs at approximately 8- μ s intervals and allows any pending dot requests to generate a $\overline{\text{ROR}}$ signal to the Display Sequencer via flip-flop U2950B. (Readout request generation is described in the Dot Start Governor discussion.)

HIGH VOLTAGE POWER SUPPLY AND CRT

The High Voltage Power Supply and CRT circuit (diagram 8) provides the voltage levels and control circuitry for operation of the cathode-ray tube (crt). The circuitry consists of the High Voltage Oscillator, the High Voltage Regulator, the Cathode Supply, the Anode Multiplier, the DC Restorer, Focus Amplifiers, the CRT, and the various CRT Control circuits.

High Voltage Oscillator

The High Voltage Oscillator transforms power obtained from the --15 V unregulated supply into the various ac levels necessary for the operation of the crt circuitry. The circuit consists primarily of transformer T1970 and switching transistor Q1981 connected in a power oscillator configuration. The low-voltage oscillations set up in the primary winding of T1970 are raised by transformer action to high-voltage levels in the secondary windings. These ac secondary voltages are applied to the DC Restorer, the Cathode Supply, and the Anode Multiplier circuits that provide the necessary crt operating potentials.

Oscillation occurs due to the positive feedback from the primary winding (pin 4 to pin 5) to the smaller base-drive winding (pin 3 to pin 6) that provides base drive to switching transistor Q1981. The frequency of oscillation is approximately 50 kHz and is determined primarily by the resonant frequency of the transformer.

OSCILLATION START-UP. Initially, when power is applied, the High Voltage Regulator circuit detects that the crt cathode voltage is too positive and pulls pin 6 of transformer T1970 negative. The negative level is applied to switching transistor Q1981 through the transformer winding and forward biases it. Current begins to flow in the primary winding through the transistor collector circuit and induces a magnetic field around the transformer primary winding. The increasing magnetic field induces a current in the base-drive winding that further increases the base drive to the transistor. This inphase feedback causes Q1981 to quickly saturate, at which point the current in the primary winding reaches its maximum value. As the rate of change in the primary current peaks and then reverses, the induced magnetic field begins to decay. This decreases the base-drive current and begins to turn Q1981 off.

As Q1981 turns off, the magnetic field around the primary winding continues to collapse, and a voltage of opposite polarity is induced in the base-drive winding. This turns the switching transistor completely off. Once again, as the magnetic field builds and then reverses, the current induced in the base-drive winding changes direction, forward biasing Q1981. At that point, the primary-winding current starts increasing again, and the switching transistor is again driven into saturation by the feedback supplied to the base-drive winding. This sequence of events occurs repetitively as the circuit continues to oscillate.

The oscillating magnetic field couples power from the primary winding into the secondary windings of the transformer. The amplitudes of the voltages induced in the secondary windings are functions of the turns ratios of the transformer windings.

High Voltage Regulator

The High Voltage Regulator consists of U1956A and B and associated components. It monitors the crt Cathode Supply voltage and varies the bias point of the switching transistor in the High Voltage Oscillator to hold the Cathode Supply voltage at the nominal level. Since the output voltages at the other secondary winding taps are related by turns ratios to the Cathode Supply voltage, all voltages are held in regulation.

When the Cathode Supply voltage is at the proper level (-1900 V), the current through R1945 and the 19-M Ω resistor internal to High Voltage Module U1830 holds the voltage developed across C1932 at zero volts. This is the balanced condition and sets base drive in Q1981 via integrator U1956A and voltage-follower U1956B. Varying base drive to Q1981 holds the secondary voltages in regulation.

If the Cathode Supply voltage level tends too positive, a slightly positive voltage will develop across C1932. This voltage causes the outputs of integrator U1956A and voltage-follower U1956B to move negative. The negative shift charges capacitor C1951 to a different level, around which the induced feedback voltage at the base-drive winding will swing. The added negative bias causes Q1981 to turn on earlier in the oscillation cycle, and a stronger current pulse is induced in the secondary windings. The increased power in the secondary windings increases the secondary voltages until the Cathode Supply voltage returns to the balanced condition (zero volts across C1932). Opposite action occurs should the Cathode Supply voltage tend too negative.

Cathode Supply

The Cathode Supply circuit is composed of a voltage doubler and an RC filter network contained within High Voltage Module U1830. This supply produces the -1900-V accelerating potential applied to the CRT cathode and the -900-V slot lens voltage. The -1900-V supply is monitored by the High Voltage Regulator to maintain the regulation of all voltages from the High Voltage Oscillator.

The alternating voltage from pin 10 of transformer T1970 (950 V peak) is applied to a conventional voltagedoubler circuit at pin 7 of the High Voltage Module. On the positive half cycle, the input capacitor of the voltage doubler (0.006 μ f) is charged to -950 V through the forward-biased diode connected to ground at pin 9 of the module (charging path is through the diode, so stored charge is negative). The following negative half cycle adds its ac component (-950 V peak) to this stored dc value and produces a total peak voltage of -1900 V across the capacitor. This charges the $0.006 - \mu f$ storage capacitor (connected across the two doubler diodes) through the second diode (now the forward-biased diode) to -1900 V. Two RC filters follow the voltage doubler to smooth out the ac ripple. A resistive voltage divider across the output of the filter network provides the -900-V slot lens potential.

Anode Multiplier

The Anode Multiplier circuit (also contained in High Voltage Module U1830) uses voltage multiplication to produce the +14-kV CRT anode potential. Circuit operation is similar to that of the voltage-doubler circuit of the Cathode Supply.

The first negative half cycle charges the 0.001- μ f input capacitor (connected to pin 8 of the High Voltage Module) to a positive peak value of +2.33 kV. The following positive half cycle adds its positive peak amplitude to the voltage stored on the input capacitor and boosts the charge on the second capacitor of the multiplier (and those following)

to +4.66 kV. Following cycles continue to boost up succeeding capacitors to values 2.33 kV higher than the preceding capacitor until all six capacitors are fully charged. This places the output of the last capacitor in the multiplier at +14 kV above ground potential. Once the multiplier reaches operating potential, succeeding cycles replenish current drawn from the Anode Multiplier by the crt beam. The 1-M Ω resistor in series with the output protects the multiplier by limiting the anode current to a safe value.

Focus Amplifier

The Focus Amplifier, in conjunction with the auto-focus circuitry of Z-Axis hybrid U950 (diagram 6), provides optimum focus of the crt beam for all settings of the front-panel INTENSITY control. The Focus Amplifier itself consists of two shunt-feedback amplifiers composed of Q1851, Q1852, and associated components. The outputs of these amplifiers set the operating points of a horizontally converging quadrapole lens and a vertically converging quadrapole lens within the crt. The convergence strength of each lens is dependent on the electric field set up between the lens elements.

Since the bases of Q1851 and Q1852 are held at constant voltages (set by their emitter potentials), changing the position of the wiper arms of the ASTIG and FOCUS pots changes the amount of current sourced to the base junctions through R1856 and R1857 respectively. This changes the base-drive currents and produces different output levels from the Focus Amplifiers; that, in turn, changes the convergence characteristics of the quadrapole lenses.

Initially, at the time of adjustment, the FOCUS and ASTIG potentiometers are set for optimum focus of the crt beam at low intensity. After that initial adjustment, the ASTIG pot normally remains as set, and the FOCUS control is positioned by the user as required when viewing the displays. When using the FOCUS control, transistor Q1852 is controlled as described above; however, an additional current is also supplied to the base node of Q1851 from the FOCUS pot through R1855. This additional current varies the base-drive current to Q1851 and provides tracking between the two lenses as the FOCUS control is adjusted during use of the instrument.

The convergence strengths of the quadrapole lenses also dynamically track changes in the display intensity. The VQOUT signal, applied to the crt at pins 5 and 6, is exponentially related to the VZOUT (intensity) signal driving the crt control grid and increases the strength of the lenses more at higher crt beam currents. (A higher beam current requires a stronger lens to cause an equal convergence of the beam.)

DC Restorer

The DC Restorer provides crt control-grid bias and couples both the dc and the low-frequency components of the Z-Axis drive signal to the crt control grid. This circuit allows the Z-Axis Amplifier to control the display intensity by coupling the low-voltage Z-Axis drive signal (VZOUT) to the elevated crt control-grid potential (about -1.9 kV).

The DC Restorer circuit (Figure 3-10) operates by impressing the crt grid bias setting and the Z-Axis drive signal on an ac voltage waveform. The shaped ac waveform is then coupled to the crt control grid through a coupling capacitor that restores the dc components of the signal.

GRID BIAS LEVEL. An ac drive voltage of approximately 300 V peak-to-peak is applied to the DC Restorer circuit from pin 7 of transformer T1970. The negative half cycle of the sinusoidal waveform is clipped by CR1953, and the positive half cycle (150 V peak) is applied to the junction of CR1930, CR1951, and R1941 via R1950 and R1953. Transistor Q1980, operational amplifier U1890A, and associated components form a voltage clamp circuit that limits the positive swing of the ac waveform at the junction.

Transistor Q1980 is configured as a shunt-feedback amplifier, with C1991 and R1994 as the feedback elements. The feedback current through R1994 develops a voltage across the resistor that is positive with respect to the +42.6 V on the base of the transistor. The value of this additive voltage plus the two diode drops across CR1950 and CR1951 sets the upper clamping threshold. Grid Bias potentiometer R1878 sinks varying amounts of current away from the base node of the transistor and thus sets the feedback current through R1994. The adjustment range of the pot can set the nominal clamping level between +71 V and +133 V.

When the amplitude of the ac waveform is below the clamping threshold, series diodes CR1950 and CR1951 will be reverse biased and the ac waveform is not clamped. During the time the diodes are reverse biased, transistor Q1980 is kept biased in the active region by the charge retained on C1971 from the previous cycle. As the amplitude of the ac waveform at the junction of CR1930 and CR1950 exceeds the voltage at the collector of Q1980, the two series diodes (CR1950 and CR1951) become forward biased, and the ac waveform is clamped at that level. Any current greater than that required to maintain the clamp voltage will be shunted to the +42-V supply by transistor Q1980.

Theory of Operation-2445 Service

Operational amplifier U1890A sinks a time-dependent variable current away from the base node of Q1980 that modifies the crt control-grid bias during the first few minutes of instrument operation. The circuit compensates for the changing drive characteristics of the crt as it warms up.

At power-up, capacitor C1990 begins charging through R1991 toward the +15-V supply. The output of U1890A follows the rising voltage on pin 3; and after about ten minutes (for all practical purposes), it reaches +15 V. As the output voltage slowly increases, the charging current through R1992 causes the Grid Bias voltage to gradually lower about ten volts from its power-on level. The charge

on C1990 dissipates slowly; therefore, if instrument power is turned off and then immediately back on again, the output of U1890A will still be near the +15-V limit rather than starting at zero volts as when the crt was cold.

Z-AXIS DRIVE LEVEL. The variable-level Z-Axis signal (VZOUT) establishes the lower clamping level of the ac waveform applied to the High Voltage Module. When the amplitude of the waveform drops below the Z-Axis signal level, CR1930 becomes forward biased, and the ac waveform is clamped to the Z-Axis signal level. The VZOUT level may vary between +8 V and +75 V, depending on the setting of the front-panel INTENSITY and READOUT INTENSITY controls.



Figure 3-10. Dc Restorer circuit.

DC RESTORATION. The DC Restorer circuit in the High Voltage Module is referenced to the crt cathode voltage via a connection within U1830. Capacitor C (in Figure 3-10), connected to pin 15 of U1830, initially charges to a level determined by the difference between the Z-Axis signal level and the crt cathode potential. The Z-Axis signal sets the level on the positive plate of capacitor C through R1920, CR1930, and R1941; the level on the negative plate is set by the crt cathode voltage through resistor E and diode A. Capacitor D is charged to a similar dc level through resistor F and R1922.

When the ac waveform applied to pin 15 begins its transition from the lower clamped level (set by the Z-Axis signal) towards the upper clamped level (set by the Grid Bias potentiometer), the charge on capacitor C increases. The additional charge is proportional to the voltage difference between the two clamped voltage levels.

When the ac waveform begins its transition from the upper clamped level back to the lower clamped level, diode A becomes reverse biased. Diode B becomes forward biased, and an additional charge proportional to the negative excusion of the ac waveform (difference between the upper clamped level and the lower clamped level) is added to capacitor D through diode B and resistor G. The amount of charge added to capacitor D depends on the setting of the front-panel INTENSITY control, as it sets the lower clamping level of the ac waveform. This added charge determines the potential of the control grid with respect to the crt cathode.

The potential difference between the control grid and the cathode controls the beam current and thus the display intensity. With no Z-Axis signal applied (INTENSITY control off), capacitor D will be charged to its maximum negative value, since the difference between the two clamped voltage levels is at its maximum value. This is the minimum intensity condition and reflects the setting of the Grid Bias potentiometer. During calibration, the Grid Bias pot is adjusted so that the difference between the upper clamping level (set by the Grid Bias pot) and the "no signal" level of the Z-Axis drive signal (VZOUT) produces a control grid bias that barely shuts off the crt electron beam.

As the INTENSITY control is advanced, the amplitude of the square-wave Z-Axis signal increases accordingly. This increased signal amplitude decreases the difference between the upper and lower clamped levels of the ac waveform, and less charge is added to capacitor D. The decreased voltage across capacitor D decreases the potential difference between the control grid and the cathode, and more crt beam current is allowed to flow. Increased beam current increases the crt display intensity.

During the periods that capacitor C is charging and discharging, the control-grid voltage is held stable by the long-time-constant discharge path of capacitor D through resistor F. Any charge removed from capacitor D during the positive transitions of the ac waveform will be replaced on the negative transitions.

The fast-rise and fast-fall transitions of the Z-Axis signal are coupled to the crt control grid through capacitor D. This ac-coupled fast-path signal quickly sends the crt electron beam to the new intensity level, then the slower DC Restorer path "cathes up" to handle the dc and lowfrequency components of the Z-Axis drive signal.

Neon lamps DS90 and DS91 prevent arcing inside the crt should the control grid potential or cathode potential be lost for any reason.

CRT Control Circuits

The CRT Control circuits provide the various potentials and signal attenuation factors that set up the electrical elements of the crt. The control circuitry is divided into two separate catagories: (1) level setting and (2) signal handling. The level-setting circuitry produces voltages and current levels necessary for the crt to operate, while the signal-handling portion is associated with changing crt signal levels.

LEVEL-SETTING CIRCUITRY. Operational amplifier U1890B, transistor Q1980, and associated components form an edge-focus circuit that sets the voltages on the elements of the third quadrapole lens. The positive lens element is set to its operating potential by Edge Focus adjustment pot R1864 (via R1897). This voltage is also divided by R1893 and R1982 and applied to the noninverting input of U1890B to control the voltage on the other element of the lens.

The operational amplifier and transistor are configured as a feedback amplifier, with R1891 and R1990 setting the stage gain. Gain of the amplifier is equal to the attenuation factor of divider network R1893 and R1892, so total overall gain of the stage from the wiper of R1864 to the collector of Q1890 is unity. The offset voltage between lens elements is set by the ratio of R1891 and R1990 and the +10-V reference applied to R1990. This configuration causes the two voltages applied to the third quadrapole lens to track each other over the entire range of Edge Focus adjustment pot R1864.

Theory of Operation-2445 Service

Other adjustable level-setting circuits include Y-Axis Alignment pot R1848, used to rotate the beam alignment after vertical deflection. This adjustment controls the amount of current through the Y-Axis Alignment coil around the neck of the crt and is set to produce precise perpendicular alignment between x- and y-axis deflections. The TRACE ROTATION adjustment R975 is a frontpanel screwdriver-adjustable control. The effect of the adjustment is similar to the Y-Axis Alignment pot, but when adjusted, it rotates both the x-axis and the y-axis deflections of the trace on the face of the crt. A final adjustable level-setting control is the Geometry pot R1870, adjusted to optimize display geometry. The potential at pin 8 for the vertical shield internal to the crt is produced by zener diode VR1891 and associated components.

SIGNAL-HANDLING CIRCUITRY. The crt termination adjustment R1301 is set to match the loading characteristics of the crt's vertical deflection structure to the Vertical Output Amplifier.

LOW VOLTAGE POWER SUPPLY

The low voltages required by the 2445 are produced by a high-efficiency, switching power supply. This type of supply directly rectifies and stores charge from the ac line supply; then the stored charge is switched through a special transformer at a high rate, generating the various supply voltages.

Line Rectifier

Ac line voltages of either 115 V or 230 V may provide the primary power for the instrument, depending on the setting of the LINE VOLTAGE SELECTOR switch S90 (located on the instrument rear panel). Power Switch S350 applies the selected line voltage to the power supply rectifier (CR1011).

With the selector switch in the 115-V position, the rectifier and storage capacitors C1021 and C1022 operate as a full-wave voltage doubler. When operating in this configuration, each capacitor is charged on opposite half cycles of the ac input, and the voltages across the two capacitors in series will approximate the peak-to-peak value of the source voltage. For 230-V operation, switch S90 connects the rectifier as a conventional bridge rectifier. Both capacitors charge on both input half cycles, and the voltage across C1021 and C1022 in series will approximate the peak value of the rectified source voltage. For either configuration, the dc voltage supplied to the power supply inverter is the same.

Thermistors RT1010 and RT1016 limit the surge current when the power supply is first turned on. As

current flow warms the thermistors, their resistances decrease and have little effect on circuit operation. Sparkgap electrodes E1001 and E1002 are surge-voltage protectors. If excessive source voltage is applied to the instrument, the spark-gaps conduct, and the extra current flow quickly exceeds the rating of F90. The fuse then opens to protect the instrument's power supply. The EMI (electromagnetic interference) filter, inductors L1011 and L1012, capacitors C1014 and C1016, and resistors R1011, R1014, and R1016 form a line-filter circuit. This filter, along with common-mode rejection transformer T1020, prevents power-line interference from entering the instrument and prevents power supply switching signals from entering the supply line.

Preregulator Control

The Preregulator Control circuit monitors the drive voltage applied to the Inverter output transformer T1060 and holds it at the level that produces proper supply voltages at each of the secondary windings.

The Preregulator Control circuit consists primarily of control IC U1030, its switching buffers, and its power supply components. The control IC senses voltage on the primary winding of T2060 and varies the "on time" of a series-switching transistor, depending on whether the sensed voltage is too high or too low. The switching transistor Q1050, rectifier CR1050, choke T1050, and capacitor C1050 form a buck-switching regulator circuit. The output voltage at W1060 is proportional to the product of the rectified line voltage on C1020-C1022 and the duty cycle of Q1050. In normal operation, Q1050 is on about one-half of the time. When Q1050 is off, current flows to W1060 and T1060 through CR1050.

PREREGULATOR CONTROL POWER SUPPLY. Since the Preregulator control network controls supply startup and preregulates the secondary supplies, an independent power source must be established for it before any of the other power supplies will operate. The independent power supply for the control circuitry is composed of Q1021, Q1022, and the associated components.

Initially, when instrument power is applied, the positive plate of capacitor C1025 is charged toward the positive rectified line voltage through R1020. The voltage at the base of Q1022 follows at a level determined by the voltage divider composed of R1022, R1024, CR1023, and the load within U1030. When the voltage across C1025 reaches about +21 V, the base voltage of Q1022 reaches +6.8 V and Q1022 turns on, saturating Q1021. The +21 V on the emitter of Q1021 appears at its collector and establishes the positive voltage supply for the Preregulator IC. With Q1021 on, R1024 is placed in parallel with R1022, and both Q1022 and Q1021 remain saturated. The +21-V level begins to drain down as the control IC draws current from C1025. If the Preregulator Control IC doesn't start the switching supply (and thus recharge C1025 and C1023 via CR1022) by the time the voltage across C1025 reaches about +8 V, Q1021 will turn off. Resistor R1024 pulls the base of Q1022 low and turns that transistor off also. (Capacitor C1025 would only discharge low enough to turn off the transistors under a fault condition.) In this event, C1025 would then charge again to +21 V, and the start sequence would repeat. Normally, the control IC will start Inverter action before the +8-V level is reached, and current is drawn through T1050 via Q1050. This induces a current in the secondary winding of T1050 and charges C1025 positive via diode

CR1022. The turns ratio of T1050 sets the secondary voltage at approximately +15 V; and, as long as the supply is being properly regulated, C1025 will be charged up to that level and held there.

PREREGULATOR START-UP. As the supply for the Preregulator Control IC is established, an internal switching oscillator begins to run. The oscillator generates a repetitive triangular wave (as shown in Figure 3-11) at a frequency determined primarily by R1032 and C1032. The simplified schematic of Figure 3-12 illustrates the voltage control functions of U1030.



Figure 3-11. Timing relationships of the Inverter Drive signals.

Theory of Operation-2445 Service

As the Preregulator power supply turns on, capacitor C1034 charges from the +5-V reference level toward ground potential through R1034 and R1037. As it does, the voltage at pin 4 (one input of Dead-Time Comparator U1) will pass through the positive-peak value of the triangular waveform on the other input of the Dead-Time Comparator. The comparator will then begin outputting narrow pulses that become progressively wider as the voltage on pin 4 settles to zero volts. These pulses drive switching transistor Q1050, and their slow progression from narrow to wide causes the various secondary supplies to gradually build up to their final operating levels. The slow buildup prevents a turn-on current surge that would cause the current-limit circuitry to shut down the supply.

During the startup, capacitor C1072 acts as a substantial load, and a relatively large current will flow in the windings of T1050 for the first few cycles of Preregulator switching. These strong current pulses ensure that storage capacitor C1066 becomes charged sufficiently to start the Inverter Drive circuit. Once the Inverter Drive stage is operating, the normal switching current through T1050 maintains the required charge on C1066. (The Inverter Drive power supply is discussed later in this description.)

Dead-Time Comparator U1 is referenced at approximately 0.1 V above the ground level at pin 4 (established when C1034 becomes fully charged) and outputs a narrow,



Figure 3-12. Simplified schematic of control network.

negative-going pulse that turns off switching transistor Q1050 for a portion of each switching cycle. This off time ensures that flip-flop U1064B in the Inverter Drive circuit toggles every cycle (thereby maintaining the proper duty cycle), independent of the voltage conditions being sensed by the remainder of the voltage control circuitry.

PREREGULATION. Once the initial charging at powerup is accomplished, as just described, the voltage-sensing circuitry begins controlling the Inverter switching action. The actual voltage sensing is done by error amplifier U2. The level at the center tap of output transformer T1060 is applied to pin 1 and is compared to the reference established by R1045 and R1046 at pin 2. If the sensed level at pin 1 is lower than the reference level at pin 2 (as it will always be for the first few switching cycles), the output of error-amplifier U2 will be LO. The LO, applied to the inverting input of U3, results in a long-duty-cycle drive signal to transistor Q1050 (via CR1030). Since the Inverter Drive stage will alternately turn either Q1060 or Q1070 on, relatively large current pulses will result in the primary winding of inverter output transformer T1060.

These large current pulses, over the period of a few cycles, will increase the charge on the storage capacitors on the secondary side of the transformer and will reduce the current demand on the inverter output transformer. As the demand decreases, the voltage across the primary winding will increase until it reaches the point where the two inputs of U2 are at the same potential. At this point, the output of U2 (to U3) will settle to a level approximately equal to the midpoint of the triangular waveform applied to the other input of U3. The resulting drive signal has an approximate 50% duty cycle and will respond to changes in either the ac line voltage or supply load conditions. Depending on the output levels sensed, the duty cycle of the drive signal will change (sensed level rises or falls with respect to the triangular waveform) to hold the secondary supplies at their proper levels.

Opto-isolator U1040 and resistor R1044 form a control network that allows a voltage sensed at the feedback input (FB) to slightly alter the voltage-sense reference applied to pin 2 of U2. The FB signal is generated by the +5-V Inverter Feedback amplifier (U1371, diagram 10) and is directly related to the level of the $+5-V_{D}$ supply line. Base drive to the shunt transistor (in opto-isolator U1040) is increased should the FB signal go below its nominal value. Additional current is shunted around R1045 (via R1044) and raises the voltage-sense reference level to error-amplifier U2. This increases the voltage applied to the primary winding of the output transformer, since U2 sensing depends on a balanced condition. Higher currents are induced in the secondary windings, and the secondary voltages begin to return to their nominal values. As the $+5-V_{D}$ line returns to its nominal level, base drive to the shunt transistor will be reduced and the voltage in the

primary winding will follow. Should the FB signal level tend too high, opposite control responses occur. Further information about the FB signal is given in the +5 V Inverter Feedback description.

Error amplifier U4 and the voltage divider composed of R1035 and R1031 provide a backup sensing circuit. Its operation is similar to that of error amplifier U2, just described, but it senses at a slightly higher level. As long as U2 is operating properly, U4 will be inactive. However, should a failure occur in the U2 sensing circuitry, the voltage on the primary winding of T1060 will rise to the sensing level at pin 15 of U4. Sense amplifier U4 will then take over, preventing a damaging over-voltage condition.

Inverter Drive

The Inverter Drive circuit performs the necessary switching to drive the Inverter output transformer. Like the Preregulator Control IC, the Inverter Drive circuit requires an independent power supply, since it must be operational before any of the secondary supply voltages can be generated.

INVERTER DRIVE POWER SUPPLY. This power supply consists of Q1062, VR1062, and their associated components. As power is first applied, the initial charging current through T1050 induces a current in the transformer secondary winding (pins 8 and 9). The alternating current is rectified by the diode bridge composed of CR1062, CR1063, CR1064, and CR1065 and stored on C1066, providing power for the Inverter Drive circuitry.

When the Preregulator Control IC turns switching transistor Q1050 on for the first time, the charge stored on C1066 during the initial charging period is sufficient to properly turn on one of the current-switching transistors (either Q1060 or Q1070) for the first cycle. After that, the alternating drive signals continue to induce current into the secondary winding of T1050 to provide operating power as long as the instrument is turned on.

The current rectified by the diode bridge and stored on capacitor C1066 is regulated down to the required voltage level by R1061, VR1062, and Q1062. Zener diode VR1062 references emitter-follower Q1062 and holds the supply output at approximately +11.4 V.

INVERTER DRIVE GENERATOR. The Inverter Drive generator consists of U1062, U1064, U1066, switching transistors Q1060 and Q1070, and the associated components. The circuitry alternately switches current through each leg of the output transformer primary winding and produces the ac current required for transformer action.

Theory of Operation-2445 Service

Out-of-phase input signals to comparator U1062C come from two resistive voltage dividers placed in either leg of one secondary winding of T1050. The comparator detects the phase changes (crossover points) of the secondary current caused as Q1050 switches on and off. Every complete on-off cycle of Q1050 produces a positive clock at pin 14 of U1062C that toggles flip-flop U1064B. The toggling alternately turns switching transistors Q1060 and Q1070 on, each with an approximate 50% duty cycle.

Comparators U1062A and U1062B, at the Q and Q output of the flip-flop, detect the precise crossing point of the toggling drive signals and ensure that only one switching transistor will be on at any one time. These mutually-exclusive drive signals are buffered by inverters U1066A and U1066B and applied to switching transistors Q1060 and Q1070 to alternately turn them on and off at one-half the switching rate of Q1050. By alternately switching opposite ends of the primary winding to ground, the current flowing through switching transistor Q1050 will flow alternately in each half of the primary winding. This produces ac voltages at the secondary windings that are rectified, providing the various unregulated dc supply voltages.

Current Limit

The Current Limit circuit, composed of transistor Q1040 and the associated components, limits the maximum current flow in the output transformer to about 1 ampere. Resistor R1040 (connected to the Preregulator Control IC +15-V supply) forward biases germanium diode CR1040 and applies approximately +0.3 V across the base-to-emitter junction of Q1040. Current flowing to the output transformer develops a voltage drop across R1050 that adds to the bias developed by CR1040. As the current to the transformer increases, the voltage drop across R1050 also increases until, at around 1 A, the combined voltage drop across R1050 and CR1040 forward biases transistor Q1040. The base of Q1022 is pulled negative through R1042, and the +15-V supply for the Preregulator IC turns off (see Preregulator Control discription). The power supply will try to restart itself; but, as long as the excessive-current condition persists, the current-limit circuit will keep shutting the supply down, protecting the instrument.

Rectifiers

The Rectifiers convert the alternating current from the secondary windings of the inverter output transformer to the various dc supply voltages required by the instrument. Rectification is done by conventional diode rectifier circuits, and filtering is done by conventional LC networks.

The +87-V unregulated supply is produced by a voltagedoubler circuit. The positive plate of C1130 at the anode of CR1132 is referenced at approximately +45 V through diode CR1131 (to the +42-V unregulated supply). As the positive half cycle from the 42-V secondary winding (actually about +45 V peak) is applied to the negative plate of C1130, the positive plate is elevated to a peak value of approximately +90 V. Diode CR1132 becomes forward biased and storage capacitor C1132 is charged to about +90 V. Following cycles replenish the charge drawn off by the loads on the +87-V supply line.

Line Signal

A sample of the ac line voltage is coupled to the Trigger circuit by transformer T1229 and provides the LINE TRIG signal to the Trigger hybrid. Transformer current is limited to a safe value by resistors R1014 and R1015 placed in series with the primary winding leads. The transformer's output characteristics are matched to the input of the Trigger circuit hybrid by R1208 and C1208.

Line Up Signal

The circuit composed of Q1029, opto-isolator U1029, and their associated components, detects when power has been applied to the instrument and the Preregulator Control power supply is functioning properly. When the rectified line voltage reaches proper operating voltage, the voltage divider composed of R1027 and R1028 forward biases Q1029. As soon as the Preregulator Control power supply turns on, current flows through R1029, Q1029, and the opto-isolator LED. The illuminated LED saturates transistor U1029 and the LINE UP signal to the Power-Up Delay circuit (diagram 1) is pulled HI, indicating that the Preregulator Control circuit should now be functioning properly.

POWER DOWN. When instrument power is turned off, the voltage across the primary storage capacitors (C1021 and C1022) begins to fall as the capacitors discharge. As the voltage drops, the bias current through R1027 to the base of Q1029 also drops until the bias voltage across R1028 reaches a point about 2 V above the average transformer drive level at pin 2 of U1029. At this point, Q1029 turns off, and the LINE UP signal to the Power-up Delay circuit goes LO. This LO signals the Microprocessor that it should start its power down routine.

The Line Up circuit tells the Microprocessor that the primary capacitors have started discharging while there is still a stored charge (set by R1027 and R1028) about 40% in excess of that required to keep the power supply voltages in regulation. This allows the Microprocessor to complete the power-down sequence before the supplies drop below their normal operating levels. Further information about the power-down sequence is given in the Microprocessor Reset Control description.

LOW VOLTAGE REGULATORS

The Low Voltage Regulators remove ac noise and ripple from the various unregulated dc supply voltages. Each regulator output is automatically current limited if the output current exceeds the requirements of a normally functioning instrument. This limiting prevents any further component damage.

+10 V Reference

Each of the power-supply regulators control their respective outputs by comparing their output voltages to a known reference level. In order to maintain stable supply voltages, the reference voltage must itself be highly stable. The circuit composed of U1290, U1300C, and associated components establishes this reference.

Resistor R1400 and capacitor C1400 form an RC filter network that smooths the unregulated +15-V supply before it is applied to voltage-reference IC U1290. The +2.5-V output from pin 2 of U1290 is applied to the noninverting input of operational amplifier U1300C. The output of U1300C is the source of the +10-V reference level used by the various regulators. The output level is set by the voltage divider formed by R1291, R1293, and potentiometer R1292. The Volt Ref Adjust pot in the divider allows the reference level to be precisely set. Zener diode VR1292 prevents the reference from exceeding +11 V should a failure in the reference circuitry occur.

+87 V Regulator

The +87 V Regulator is composed of Q1220, Q1221, Q1222, Q1223, U1281A, and the associated components. The circuit regulates and limits both the voltage and current of the supply output.

Initially, as power is applied, the voltage applied to pin 2 of U1281A from the voltage divider formed by R1227 and R1228 is lower than the \pm 10-V reference level applied to pin 3. The output of U1281A is forced high, reverse biasing the base-emitter junction of Q1222 and turning it completely off. With Q1222 off, all the current through R1212 is supplied as base current to Darlington transister pair Q1221 and Q1220, and maximum current flows in seriespass transistor Q1220. This charges up the various loads on the supply line, and the output level charges positive.

As the regulator output charges toward +87 V, the voltage divider applies a positive-going voltage to the inverting inputs of U1281A. When the output level reaches +87 volts, the inverting input equals the +10-V reference at the noninverting input. The output voltage at pin 1 of U1281A will go negative and the base-emitter junction of

Q1222 will be biased into the active region. As Q1222 turns on, base drive for the Darlington pair (Q1221 and pass transistor Q1220) is reduced. The output will be held at the level required for voltage at the two inputs of amplifier U1281A to be in balance (+87 V).

Current limiting is a foldback design and is performed by Q1223 and its associated components. Under normal current demand conditions, Q1223 is off. If the regulator output current exceeds approximately 100 mA (as it might if a component fails), the voltage drop across R1221 and CR1220 reaches a point that forward biases Q1223 via the bias divider formed by R1222 and R1223. As Q1223 turns on, a portion of the base-drive current to Q1221 is shunted away by Q1223. This reduces the base-drive current (and thus the output current) of series-pass transistor Q1220.

+42 V Regulator

The circuit configuration and operation of the +42 V Regulator is identical to that of the +82 V Regulator. Current limiting of the +42-V supply occurs at approximately 400 mA. Base drive to Darlington pair Q1241 and Q1240 is via R1244 and is dependent on proper operation of the +87 V Regulator. This dependency ensures that the relative polarities of the two supplies are never reversed (preventing semiconductor-junction damage in the associated load circuitry).

+15 V Regulator

The +15 V Regulator uses three-terminal regulator U1260 and operational amplifiers U1371A and U1371B, arranged as voltage sensors, to achieve regulation of the +15-V supply. The three-terminal regulator holds its output voltage at pin 2 at 1.25 volts more positive than the reference input level at pin 1. The voltage at the reference pin is established by current flow in either diode CR1262 or CR1263.

Resistors R1261 and R1262 at the regulator output divide the +15-V level down for comparison with the +10-V reference applied to pin 5 of operational amplifier U1371B. When the input voltage at pin 6 (supplied by the voltage divider) is lower than the +10-V reference, the output of amplifier U1371B is high and the output voltage of U1260 is allowed to rise. As the regulator output reaches +15 V, the voltage on pin 6 of U1371B approaches the level on pin 5, and the amplifier begins sinking current away from the reference pin of the three-terminal regulator via diode CR1263. This lowers the voltage on the reference pin and holds the ouput at +15 V.

The other voltage-sensing amplifier (U1371A) ensures that the relative polarity between the +15-V supply and the

Theory of Operation-2445 Service

+42-V supply is maintained, preventing component damage in the load circuitry. Should the +42-V supply be pulled below +15 V (excessive loading or supply failure), the voltage at pin 3 of U1371A falls below the voltage at pin 2 and the amplifier output voltage goes low. This forward biases CR1262 and lowers the reference voltage for U1260, reducing the output voltage.

Current limiting for the +15-V supply is provided by the internal circuitry of the three-terminal regulator.

+5 V Regulator

Regulation of the +5-V supply is provided by a circuit similar to those of the +87 V and the +42 V Regulators. As long as the relative polarity between the +15-V and the +5-V supplies is maintained, base drive to Q1281 is supplied through R1283. The current through Q1281 provides base drive for series-pass transistor Q1280.

When voltage-sense amplifier U1300B detects that the output voltage has reached +5 V, it begins shunting basedrive current away from Q1281 via CR1281 and holds the output voltage constant.

Current limiting for the +5-V supply is done by U1300A and associated components. Under normal current-demand conditions, the output of U1300A is high and diode CR1282 is reverse biased. However, should the current through current-sense resistor R1281 reach approximately 2 A, the voltage developed across R1281 will raise the voltage at pin 2 of U1300A (via divider R1282 and R1286) to a level equal to that at pin 3. This causes the output of U1300A to go low, forward biasing CR1282. This sinks base drive current away from Q1281 and lowers the output current in series-pass transistor Q1280.

-15 V Regulator

Operation of the -15 V Regulator, composed of threeterminal regulator U1330, operational amplifier U1270C, and their associated components, is similar to that of the +15 V Regulator with the following major changes. The control voltage at the three-terminal regulator's reference pin (pin 1) is established by the current through seriesresistors R1333 and R1334. The reference pin is clamped by CR1332 at about -5.6 V should a failure in the sensing network occur. (Clamping also prevents latchup of the operational amplifier during startup of the power supply.) Finally, the sensing divider formed by R1331 and R1332 is referenced to the +10-V reference instead of ground to enable sensing of negative voltage.

-8 V Regulator

Operation of the -8 V Regulator is similar to that of the +87 V and +42 V Regulators. Due to the lower operating voltages of the -8 V Regulator, the common-base transistor present in both the +87 V and the +42 V Regulators is not required. Current limiting in the -8-V supply occurs at about 480 mA.

-5 V Regulator

Operation of the -5 V Regulator is similar to that of the +5 V Regulator. Current limiting in the -5-V supply occurs at about 2 A.

+5 V Inverter Feedback

Operational amplifier U1371C and associated components are configured as a frequency-compensated voltagesensing network. The circuit monitors the +5-V digital power supply line from the rectifiers and provides feedback to the Preregulator Control IC (U1030) via optoisolator U1040 (both on diagram 9). The feedback is used to slightly vary the voltage-sensing characteristics of the Preregulator Control circuitry. The feedback (FB) signal slightly varies the voltage to the Inverter output transformer and holds the output of the 5-V secondary windings at an optimum level. Output levels of the other secondary windings are related to the +5-V_D level and are also held at their optimum values. This technique minimizes power losses in the series-pass transistors and increases regulator reliability.

Power-Up Delay

The Power-Up Delay circuit, composed of Q1370, Q1376, U1371D, and the associated components, ensures that the various regulated power supplies have time to reach their proper operating voltages before signaling the Microprocessor that the supplies are up.

When power is first applied, the LINE UP signal from the Preregulator Control circuit goes HI, indicating that the power switch has been closed and that ample supply voltage is available for driving the Inverter transformer. The HI is applied to the base of Q1370, but since the collector is not properly biased yet, no transistor current will flow. As the Inverter begins to run, the various voltages from the secondary rectifiers begin coming up to their proper levels. A +2.5-V reference voltage is applied to operational amplifier U1371D pin 12 and forces the output high, biasing Q1376 on. The resulting LO at the transistor's collector signals the Microprocessor that the power supplies are not yet stable. Before any of the Low Voltage Regulators may function properly, the +10-V reference voltage must be established as previously described. When the +15 V Regulator turns on, current flows through Q1370, and pin 2 of U1371D is pulled above the +2.5-V reference through divider R1370 and R1372. The output of U1371D goes low, turning off Q1376. The PWR UP signal at the collector goes HI, signaling the Microprocessor that the power supplies should now be operating properly.

When power to the instrument is turned off, the LINE UP signal goes LO (as explained in the Line Up Signal description). The falling LINE UP signal turns Q1370 off and drives the output of U1371D high. The output level from U1371D turns on Q1376 and pulls the PWR UP signal to the Microprocessor LO. This LO initiates the powerdown sequence used to store the current front-panel setup conditions in EAROM and to shut down the instrument in an orderly fashion. The delay between the time that the PWR UP signal goes LO and when the regulated power supplies fall below their normal operating levels provides ample time for the Microprocessor to complete the powerdown sequence.

Fan Circuit

The fan motor used in this instrument is a brushless, dc motor that uses Hall-effect devices to control its rotation speed. The two Hall-effect devices sequentially drive the four field-control transistors (U1690A, B, C, and D) which in turn control field current to the fan motor windings. The fan's speed is determined by the amount of drive current supplied by Q1698 and varies with ambient temperature.

As the ambient temperature in the cabinet increases, the resistance of RT1696 decreases, and additional base drive is provided to Q1698. The transistor conducts harder, and the fan's motor speed is increased to provide more cooling capacity.

The back EMF produced by the motor field windings is also proportional to motor speed. This back EMF is rectified by diodes CR1691, CR1692, CR1694, and CR1696 and is applied to the base node of Q1698 via R1697. This current opposes the normal bias current of the transistor and acts as a form of negative feedback to stabilize the motor speed from cycle to cycle.

POWER DISTRIBUTION

Schematic diagrams 11 and 12 illustrate the power distribution of the 2445. The connections to the labeled boxes (representing the hybrids and ICs) show the power connections to each device, while connections to non-power lines are shown by the component and schematic number. Power supply decoupling is done with traditional LRC networks as shown on the diagrams.

Several intermediate supply voltages are generated by devices shown on diagrams 11 and 12. An approximate +32-volt supply for the A and B Sweeps is developed by emitter-follower Q700 and its associated components. Zener diodes VR125 and VR225 develop approximate +6.2-volt supplies for the CH 1 and CH 2 Preamps respectively, and zener diode VR2805 establishes an approximate -6.8-volt supply for U2800 and U2805.

INTERCONNECTIONS

Schematic diagram 13 illustrates the circuit board interconnections of the 2445. Connector numbers and cabling types are shown.

PERFORMANCE CHECK AND FUNCTIONAL VERIFICATION PROCEDURE

INTRODUCTION

This procedure is used to verify proper operation of instrument controls and to check the instrument's performance against the requirements listed in the "Specification" (Section 1). This procedure verifies instrument function and may be used to determine need for readjustment. These checks may also be used as an acceptance test and as a preliminary troubleshooting aid.

Removing the wrap-around cabinet is not necessary to perform this procedure. All checks are made using the operator accessible front- and rear-panel controls and connectors.

Within the procedure, steps to verify proper operation of an instrument control or function that is not specified in the "Specification" section begin with the word "VERIFY". These functions ARE NOT specifications and should not be interpreted as such. Steps to check performance specifications begin with the word "CHECK".

PREPARATION

Test equipment items 1 through 17 listed in Table 4-1 are required to perform this procedure. The specific pieces of equipment required to perform the checks within each section are listed at the beginning of that section. The item numbers in parenthesis next to each piece of equipment refer to the numbered equipment list of Table 4-1. Items 18 through 22 are used only for instrument calibration (see the Adjustment Procedure in Section 5).

Before performing this procedure, ensure that the LINE VOLTAGE SELECTOR switch is set for the ac power source being used (see "Preparation for Use" in Section 2). Connect the instrument to be checked and the test equipment to an appropriate power source. Turn the instrument on and ensure that no error message is displayed on the crt.

*

If an error message is present, have the instrument repaired or calibrated by a qualified service technician before performing this procedure.

The procedure is divided into sections to permit functional and performance verifications of individual sections of the instrument without performing the entire procedure. Perform all steps within a section, both in the sequence presented and in their entirety to ensure that control settings are correct for the following step.

When performing partial procedures, the Initial Control Settings at the first of the section should be setup first; then make any changes noted at the first of the subsection to be performed. When performing the procedures in sequence, merely change those controls that have changed from the previous step.

	Table 4-1
Test	Equipment Required

Item and Description	Minimum Specification	Use	Example of Applica- ble Test Equipment
1. Variable Power Supply	Variable output voltage: 0V to +16V.	Check input overload switching.	TEKTRONIX PS 503A.
2. Leveled Sine-Wave Generator	Frequency: 50 kHz to 150 MHz. Output: 0 V to 5 V. Reference frequency: 50 kHz.	Check bandwidth and triggering.	TEKTRONIX SG 503.
3. Calibration Generator	Fast-rise, low-abberation amplitudes: to 1 V. Rise time: 1 ns or less. Repetition rate: 1 kHz to 100 kHz. Precision amplitudes: 0.01 V to 50 V \pm 0.25%.	Signal source for gain and transient response.	TEKTRONIX PG 506.
4. Function Generator	Repetition rate: 1 kHz to 1 MHz. Output to 15 V p-p.	Check triggers and coupling.	TEKTRONIX FG 501A.
5. Time-Mark Generator	Markers: 2 ns to 5 s in a 1-2-5 sequence. Marker accuracy: $\pm 0.1\%$.	Check horizontal timing.	TEKTRONIX TG 501.
6. Oscilloscope with P6131 10X Standard Accessory Probe.	Bandwidth: 150 MHz. General Purpose.	Check power supply rip- ple and output signals. Troubleshooting.	TEKTRONIX 2445.
7. T-Connector	Impedance: 50 Ω. Connectors: BNC.	Signal interconnection.	TEKTRONIX Part Number 103-0030-00.
8. Precision BNC Cable	Impedance: 50 Ω . Connectors: BNC. Length: 36 in.	Signal interconnection.	TEKTRONIX Part Number 012-0482-00.
9. BNC Cable (2 required)	Impedance: 50 Ω . Connectors: BNC. Length: 42 in.	Signal interconnection.	TEKTRONIX Part Number 012-0057-01.
10. Dual-Input Coupler (2 required)	Connectors: BNC female-to-dual-BNC male.	Signal interconnection.	TEKTRONIX Part Number 067-0525-02.
11. Termination - (2 required)	Impedance: 50 Ω. Connectors: BNC.	Signal interconnection.	TEKTRONIX Part Number 011-0049-01.
12. Adapter	Mini probe-tip-to-BNC male.	Signal interconnection.	TEKTRONIX Part Number 013-0195-00.
13. Adapter	BNC female-to-BNC female.	Signal interconnection.	TEKTRONIX Part Number 103-0028-00.
14. Adapter	Connectors: BNC female-to-dual banana.	Signal interconnection.	TEKTRONIX Part Number 103-0090-00.
15. Attenuator	Attenuation factor: 2X. Impedance: 50 Ω. Connectors: BNC.	Signal attenuation.	TEKTRONIX Part Number 011-0069-02.
16. Attenuator	Attenuation factor: 5X. Impedance: 50 Ω. Connectors: BNC.	Signal attenuation.	TEKTRONIX Part Number 011-0060-02.
17. Attenuator	Attenuation factor: 10X. Impedance: 50 Ω . Connectors: BNC.	Signal attenuation.	TEKTRONIX Part Number 011-0059-02.
18. Digital Multimeter (DMM)	DC volts range to $+20$ V. Accuracy $\pm 0.2\%$.	Check power supplies and CALIBRATOR.	TEKTRONIX DM 502A

Table 4-1Test Equipment Required

	Item and Description	Minimum Specification	Use	Example of Applica- ble Test Equipment
19.	Low-Capacitance Alignment Tool	Shaft length: 2 in.	Adjust variable resistors and capacitors.	TEKTRONIX Part Number 003-0675-00.
20.	1X Probe	Attenuation: 1X. Bandpass: <20 MHz.	Check power supply ripple.	TEKTRONIX P6101.
21.	Normalizer	Input resistance: 1 M Ω . Input capacitance: 15 pf.	Check input capacitance.	TEKTRONIX Part Number 067-0537-00.
22.	Tunnel Diode Pulser	Rise time: 125 ps or less.	Check transient response.	TEKTRONIX Part Number 067-0681-01.

Í

4

VERTICAL

Equipment Required (see Table 4-1)	
Power Supply (Item 1)	50 Ω BNC Termination (Item 11)
Leveled Sine-Wave Generator (Item 2)	Mini Probe Tip-to-BNC Adapter (Item 12)
Calibration Generator (Item 3)	BNC Female-to-BNC Female Adapter (Item 13)
P6131 10X Probe (supplied with 2445) (Item 6)	BNC Female-to-Dual Banana Adapter (Item 14)
Precision 50 Ω BNC Cable (Item 8)	2X Attenuator (Item 15)
50 Ω BNC Cable (Item 9)	5X Attenuator (Item 16)
Dual-Input Coupler (Item 10)	10X Attenuator (Item 17)

Protection.

1. Verify CH 1 and CH 2, 50 Ω OVERLOAD

a. Connect the Power Supply to the CH 1 OR X input

Initial Control Settings.

Control settings not listed do not affect the procedure.

Set:

Set:		connector via a 50 Ω BNC cable and a BNC female-to-dual		
VERTICAL MODE CH 1 CH 2, CH 3, CH 4,	On (button in)	banana adapter.		
ADD, and INVERT CHOP/ALT 20 MHz BW LIMIT	Off (buttons out) ALT (button out) Off (button out)	b. Using the CH 1 VERTICAL POSITION control, posi- tion the trace on the bottom horizontal graticule line.		
VOLTS/DIV CH 1 and CH 2 CH 1 and CH 2 VAR CH 3 and CH 4	1 V In detent 0.1 V (buttons out)	c. Change the CH 1 Input Coupling switch to 1 M Ω DC.		
		d. Turn the Power Supply on.		
Input Coupling CH 1 and CH 2	1 M Ω GND	e. Adjust the Power Supply output level until the CH 1		
A and B SEC/DIV 10 ms (knobs locked)		trace rises to 1 division above the center graticule line		
A and B SEC/DIV VAR	In detent	(+5 V).		
X10 MAG	Off (button out)			
Δt and ΔV	Off (press and release until associated readout is off)	f. Change the CH 1 Input Coupling switch to 50 Ω DC.		
TRACKING	Off (button out)	g. VERIFY—For a period of one minute, the readout dis-		
TRACE SEP	Fully CW	play does not indicate any overload condition (50 Ω OVERLOAD).		
TRIGGER HOLDOFF LEVEL SLOPE A/B TRIG SELECT MODE	Fully CCW Midrange + (plus) A AUTO LVL	h. Change the CH 1 VOLTS/DIV control to 5 V and the CH 1 Input Coupling to 1 M Ω DC.		
SOURCE COUPLING	VERT DC	i. Increase the Power Supply output level until the CH 1 trace rises to the center graticule line (+20 V).		

CAUTION

To prevent damage to the input circuitry when in 50 Ω DC, the 20 V source must not be applied to the CH 1 OR X or CH 2 input connectors for longer than 15 seconds. If the automatic OVERLOAD switching does not occur within 15 seconds, turn the Power Supply off immediately.

j. Set the CH 1 Input Coupling switch to 50 Ω DC.

k. VERIFY—Approximately 10 seconds after the CH 1 input coupling switch is set to 50 Ω DC, the readout display indicates "50 Q OVERLOAD", the CH 1 Input Coupling switch changes to 1 M Ω GND automatically, and the trace returns to the bottom horizontal graticule line.

I. Turn the Power Supply Off.

m. Disconnect the Power Supply.

n. Clear the OVERLOAD condition by pressing up on the CH 1 Input Coupling switch.

o, VERIFY---The CH 1, 1 M Ω DC indicator is lit and the readout display no longer indicates "50 Ω OVERLOAD".

p. Set the VERTICAL MODE switches to display CH 2 and repeat parts a through o to verify 50 Ω OVERLOAD protection for that channel.

2. Check CH 1 and CH 2 Low-Frequency AC Coupling.

a. Set:

VERTICAL MODE In (button in) CH 1 Off (button out) CH 2 A and B SEC/DIV 10 ms (knobs locked) a. Set: VOLTS/DIV Input Coupling CH 1 and CH 2 0.1 V CH 1 and CH 2 Input Coupling CH 1 and CH 2 1 MΩ GND

b. Connect the CALIBRATOR output signal to the CH 1 OR X input connector using a 1X probe.

c. Position the ground-reference trace 2 divisions below the center horizontal graticule line.

d. Set the CH 1 Input Coupling switch to 1 M Ω DC.

e. CHECK-Displayed signal is vertically centered and has an amplitude of 3.88 to 4.12 divisions.

f. Set the CH 1 input Coupling to the uppper 1 M Ω GND position.

g. Using the CH 1 POSITION control, align the trace the center horizontal graticule line.

h. Set the CH 1 Input Coupling switch to 1 M Ω AC.

i. CHECK—Displayed signal is a titled square wave, 4.36 to 5.37 divisions in amplitude, vertically centered on the graticule.

j. Move the probe to the CH 2 input connector.

k. Set the VERTICAL MODE switched to deselect CH 1 and display CH 2.

Repeat parts c through i for CH 2.

m. Disconnect the test setup.

3. Check CH 1 and CH 2 VOLTS/DIV, CH 2 INVERT, **∆V and TRIGGER LEVEL Readout Accuracies.** Variable VOLTS/DIV, Vertical Linearity, and ADD.

1 MΩ AC

Performance Check—2445 Service

Performance Check—2445 Service

VERTICAL MODE BW LIMIT	On (button in)
ΔV	On (press and release for a ΔV readout)
VOLTS/DIV CH 1 and CH 2	2 mV
A and B SEC/DIV	1 ms (knobs locked)
TRIGGER MODE	AUTO

NOTE

The instrument must have had at least 20 minutes warmup prior to performing the following steps.

b. Press up and momentarily hold the CH 1 and CH 2 Input Coupling switches in their 1 M Ω AC positions until a moving dot display replaces the normal signal and readout displays (for approximately 15 seconds). This performs a DC Balance of CH 1 and CH 2.

c. When the signal and readout displays automatically return to normal, set the CH 1 and CH 2 input Coupling to 1 $M\Omega$ DC.

d. Connect the Calibration Generator to the CH 1 OR X input connector via a 50 Ω BNC cable. Do not use a termination.

e. CHECK—CH 1 and CH 2 VOLTS/DIV, ΔV , and TRIG-GER LEVEL readout accuracies as follows:

- 1. Set VOLTS/DIV control to the first position listed in Table 4-2.
- 2. Set the Calibration Generator STD AMPLITUDE output level to the corresponding Standard Amplitude Input Level in Table 4-2.

NOTE

To properly verify TRIGGER LEVEL Readout Accuracy, the Calibration Generator's STD AMPLITUDE output must have rising and falling transition times (10% to 90%) > 20 ns. No overshoot should appear on the waveform.

- 3. Verify that the generator output meets the requirements noted above.
- 4. Return the A and B SEC/DIV switch to 1 ms (knobs locked).

- Use the VERTICAL POSITION control to set the bottom of the signal 2 divisions below graticule center.
- 6. Rotate the ∆REF OR DLY POS control to align the reference cursor with the bottom of the waveform.
- 7. Rotate the Δ control to align the Δ cursor with the top of the signal display.
- 8. CHECK—Vertical Deflection Accuracy (measured against the graticule) and ΔV Readout Accuracy are within the limits listed in Table 4-2.
- 9. Set the TRIGGER LEVEL control at the most positive voltage that produces a barely triggered, jittering display for each position of the SLOPE switch.
- 10. CHECK—The A Trigger Level readings (see Figure 2-8) are within the limits given in the +Peak column of Table 4-2.
- 11. Set the TRIGGER LEVEL control at the most negative voltage that produces a barely triggered, jittering display for each position of the SLOPE switch.
- 12. CHECK—The A Trigger Level readings are within the limits given in the – Peak column of Table 4-2.
- 13. Set the TRIGGER LEVEL for a stable display.
- 14. Pull the SEC/DIV knob out and set the B TRIGGER MODE to TRIG AFT DLY.
- 15. Adjust \triangle REF OR DLY POS control for a delay readout of 0.000 ms.
- 16. Set the TRIGGER LEVEL control to the most positive voltage that produces an intensified point on the waveform display for each position of the SLOPE switch.
- 17. CHECK—The B Trigger Level readings are within the limits given in the +Peak column of Table 4-2.
- Set the TRIGGER LEVEL control to the most negative voltage that produces an intensified point on the waveform display for each position of the SLOPE switch.
- 19. CHECK—The B Trigger Level readings are within the limits given in the – Peak column of Table 4-2.
- 20. Push the B SEC/DIV knob in.
- 21. Change the VOLTS/DIV switch to the next position listed in Table 4-2.
- 22. Set the Calibration Generator to the corresponding signal amplitude setting.

- 23. Press and release the ΔV pushbutton to reobtain the ΔV readout display.
- 24. Repeat subparts 5 through 23 of part e for each VOLTS/DIV setting listed in Table 4-2.
- 25. Set the TRIGGER COUPLING switch to NOISE REJ.
- 26. Set the CH 1 and CH 2 Input Coupling switches to 50 mV.
- 27. CHECK—Trigger Level Readout is within the limits given in Table 4-2 for NOISE REJ Coupling.
- f. Return the TRIGGER COUPLING switch to DC.

g. Set the CH 1 VOLTS/DIV switch and the Calibration Generator output level to produce a vertical signal display 5 divisions in amplitude.

1

h. CHECK—Display amplitude reduces to 2 divisions or less when the VOLTS/DIV VAR control (of the channel under test) is rotated fully CCW. Return the VOLTS/DIV VAR control to its maximum CW (detent) position.

i. Set the Calibration Generator output level and VERTI-CAL POSITION controls for a 2-division display vertically centered on the graticule. Use the CH 1 VAR control if necessary to obtain the correct display amplitude.

j. Set the VERTICAL POSITION control to align the top edge of the display with the top graticule line.

k. CHECK-Signal display amplitude is 1.9 to 2.1 divisions.

I. Set the VERTICAL POSITION control to align the bottom edge of the signal display with the bottom graticule line.

VOLTS/ DIV	Stand- ard	Vertical Deflection	Delta Volts Readout		Limits of Trigger LEVE Readout	L	
Switch Setting	Ampli- tude	Accuracy (±2% in	Accuracy (limits)	DC C	oupling	NOISE RE	J Coupling
CH 1 and CH 2	Input Level	divisions)	1.25% + .03 div	+ Peak	– Peak	+ Peak	— Peak
2 mV	10 mV	4.90 to 5.10	9.81 mV to 10.20 mV	8.0 mV to 12.0 mV	+1.7 mV to -1.7 mV		
5 mV	20 mV	3.92 to 4.08	19.6 mV to 20.4 mV	16.8 mV to 23.2 mV	+2.6 mV to -2.6 mV		
10 mV	50 mV	4.90 to 5.10	49.0 mV to 50.9 mV	44 mV to 56 mV	+4.5 mV to -4.5 mV		
20 mV	0.1 V	4.90 to 5.10	98.1 mV to 102.0 mV	89 mV to 111 mV	+8.0 mV to -8.0 mV		
50 mV	0.2 V	3.92 to 4.08	196 mV to 204 mV	177 mV to 223 mV	+ 17.5 mV to - 17.5 mV	147 mV to 253 mV	+47 mV to -47 mV
0.1 V	0.5 V	4.90 to 5.10	490 mV to 509 mV	0.449 V to 0.551 V	+0.036 V to -0.036 V		
0.2 V	1.0 V	4.90 to 5.10	0.981 V to 1.020 V	0.90 V to 1.10 V	+0.07 V to -0.07 V		
0.5 V	2.0 V	3.92 to 4.08	1.96 V to 2.04 V	1.78 V to 2.22 V	+0.14 V to -0.14 V		
1.0 V	5.0 V	4.90 to 5.10	4.90 V to 5.09 V	4.50 V to 5.50 V	+0.35 V to -0.35 V		
2.0 V	10.0 V	4.90 to 5.10	9.81 V to 10.2 V	9.0 V to 11.0 V	+0.7 V to -0.7 V		
5.0 V	20.0 V	3.92 to 4.08	19.6 V to 20.4 V	17.8 V to 22.2 V	+1.4 V to -1.4 V		

Table 4-2		
Accuracy Limits		
CH 1, CH 2, CH 2 INVERT, and Delta Volts Readouts		

Performance Check—2445 Service

m. CHECK—Signal display amplitude is 1.9 to 2.1 divisions.

n. Move the test signal to CH 2 and set the VERTICAL MODE controls to display CH 2.

o. Repeat parts e through m for CH 2.

p. Rotate the ΔREF OR DLY control CCW until the cursor stops moving.

q. CHECK—Cursor is aligned with the bottom graticule line within ± 0.2 division.

r. Rotate the Δ control CW until the cursor stops moving.

s. CHECK—Cursor is aligned with the top graticule line within $\pm\,0.2$ division.

t. Turn the INVERT function on (button in), return the CH 2 VOLTS/DIV VAR control to the calibrated detent position, and reobtain a 5-division signal as explained in part g above.

u. VERIFY—A down-arrow symbol appears to the left of the CH 2 VOLTS/DIV readout.

v. CHECK—Display amplitude is between 4.9 divisions and 5.1 divisions in amplitude (5 divisions ± 2 %). Turn the INVERT function off (button out) when finished.

w. Connect a 5 V standard-amplitude signal from the Calibration Generator to the CH 1 OR X and CH 2 input connectors via a 50 Ω BNC cable and a Dual-Input Coupler.

x. Set:	
VOLTS/DIV CH 1 and CH 2	2 V
VERTICAL MODE CH 1 and CH 2 ADD	Off (buttons out) On (button in)

y. CHECK—Vertical deflection amplitude is 4.9 to 5.1 divisions.

z. CHECK—Signal amplitude reduces to 0.2 division or less when CH 2 INVERT is on (button in).

aa. Set:

VERTICAL MODE	
CH 3	On (button in)
CH 1, CH 2, CH 4,	
ADD, and INVERT	Off (buttons out)

bb. Move the Dual-Input Coupler to the CH 3 and CH 4 input connectors.

cc. CHECK—VOLTS/DIV and TRIGGER LEVEL Readout accuracies for both switch setting-input level combinations listed in Table 4-3 as in subparts 5 through 23 of part e.

dd. Set the Calibration Generator output level and VER-TICAL POSITION controls for a 2-division display vertically centered on the graticule.

ee. Set the VERTICAL POSITION control to align the top edge of the display with the top graticule line.

ff. CHECK—Signal display amplitude is 1.9 to 2.1 divisions.

VOLTS/DIV Switch Setting	Standard Ampli- tude Signal	Vertical Deflection Accuracy (±10% in	Trigger LEVEL Readout When Barely Triggered at the Indicated Peak		
CH 3 and CH 4	Input Level	divisions)	+Peak	-Peak	
0.1 V	0.5 V	4.50 to 5.50	0.454 V to 0.545 V	+0.03 V to -0.03 V	
0.5 V	2.0 V	3.60 to 4.40	1.81 V to 2.19 V	+0.13 V to -0.13 V	

Table 4-3 CH 3 and CH 4 Accuracy Limits

gg. Set the VERTICAL POSITION control to align the bottom edge of the signal display with the bottom graticule line.

hh. CHECK-Signal display amplitude is 1.9 to 2.1 divisions.

ii. Set the VERTICAL MODE switches to disable CH 3 and display CH 4.

jj. Repeat parts cc through hh for CH 4.

kk. Disconnect the test setup.

4. Check Channel 2 Delay.

a. Set:

VERTICAL MODE CH 1 and CH 2 CH 3 and CH 4	On (buttons in) Off (buttons out)
Input Coupling CH 1 and CH 2	50 Ω DC
VOLTS/DIV CH 1 and CH 2 20 MHz BW LIMIT	10 mV Off (button out)
A and B SEC/DIV	1 μ s (knobs locked)
TRIGGER SOURCE	CH 1

b. Connect a 100 kHz, fast-rise, positive-going signal from the the Calibration Generator to the CH 1 OR X and the CH 2 input connectors via a 50 Ω BNC cable, a 5X attenuator and a Dual-Input Coupler.

c. Set the output level of the Calibration Generator for an approximate 5-division, vertically-centered display for both channels.

d. Use either the CH 1 or CH 2 VAR control to match signal amplitude between both channels.

e. Set:	
A and B SEC/DIV	10 ns (knobs locked)
X10 MAG	On (button in)

f. Use the Horizontal POSITION control to move the rising edges of the CH 1 and CH 2 displays to graticule center. g. Pull the B SEC/DIV knob out to activate the CH 2 DLY feature.

NOTE

If the readout displays "CH 2 DLY DISABLED" instead of "CH 2 DLY—TURN Δ ", the delay matching feature has been disabled and the remainder of this subsection cannot be performed. In this case, proceed to subsection 5 below.

h. CHECK— Δ control will position the CH 2 display 1/2 division or more (500 ps) to either side of the CH 1 display.

i. Superimpose the rising edges of the pulses using the Δ control.

j. Turn X10 MAG off (button out) and push in the B SEC/DIV knob.

k. Disconnect the test setup.

5. Check Vertical Bandwidth—All Channels .

a. Set:	
A and B SEC/DIV	50 μ s (knobs locked)
TRIGGER SOURCE	VERT
VOLTS/DIV CH 1 and CH 2 CH 3 and CH 4	2 mV 0.1 V (buttons out)
VAR CH 1 and CH 2	Calibrated (in detent)
VERTICAL MODE CH 1 CH 2, CH 3, and CH 4	On (button in) Off (buttons out)
Input Coupling CH 1 and CH 2	50 Ω DC

b. Connect the output of the Leveled Sine-Wave Generator to the CH 1 OR X input connector via a precision 50 Ω BNC cable and any combination of the 10X, 5X, or 2X Attenuators needed to reduce the signal amplitude to the level called out in the next step.

c. Set the generator output level for a 6-division display at the reference frequency, then change the output frequency to 80 MHz.

Performance Check—2445 Service

d. CHECK—Signal display amplitude is 4.25 divisions or greater.

e. Move the signal to the CH 2 input connector and set the VERTICAL MODE switches to disable CH 1 and display CH 2.

f. Repeat parts c and d for CH 2.

g. Set the CH 1 and CH 2 VOLTS/DIV switch setting to 20 mV.

h. Set the generator output level for a 6-division display at the reference frequency, then change the generator output to 80 MHz.

i. CHECK—Signal display amplitude is 4.25 divisions or greater while sweeping the generator frequency from 80 MHz to 150 MHz.

j. Set the VOLTS/DIV switch to 0.5 V and repeat parts h and i.

k. Set the VOLTS/DIV switch to 1 V and the generator output level for a 4-division display at the reference frequency, then change the generator frequency to 80 MHz.

I. CHECK—Signal display amplitude is 2.82 divisions or greater while sweeping the generator frequency from 80 MHz to 150 MHz.

m. Move the signal to CH 1 OR X input connector and set the VERTICAL MODE switches to disable CH 2 and display CH 1.

n. CHECK-Repeat parts h through I for CH 1.

 o. Set the VERTICAL MODE switches to display CH 3 only.

p. Attach the standard-accessory 10X probe (supplied with the instrument) to the CH 3 input connector and the probe tip to the CALIBRATOR terminal.

q. Set the A and B SEC/DIV (knobs locked) to 1 ms.

r. Adjust probe compensation for the best flat top on the square-wave signal display.

s. Disconnect the probe tip from the CALIBRATOR terminal. Remove the grabber tip from the probe, unscrew and remove the plastic barrel, and connect the probe to the output of the Sine-Wave Generator via a 50 Ω termination and a Mini probe-tip-to-BNC adapter.

t. Set the A and B SEC/DIV to 50 µs (knobs locked).

u. Set the generator output for a 4-division display at the reference frequency, then change the generator frequency to 80 MHz.

v. CHECK—Signal display amplitude is 2.82 divisions or greater while sweeping the generator frequency from 80 MHz to 150 MHz.

w. Move the signal to CH 4 and set the VERTICAL MODE switches to display CH 4 only.

- x. CHECK---Repeat parts p through v for CH 4.
- y. Disconnect the test setup.

6. Check Common Mode Rejection Ratio (CMRR).

a. Set:

VERTICAL MODE CH 1, ADD, and INVERT CH 2, CH 3, and CH 4	
VOLTS/DIV	40
CH 1 and CH 2	10 mV
CH 1 and CH 2 VAR	In detent
Input Coupling	
CH 1 and CH 2	50 Ω DC
A and B SEC/DIV	50 μ s (knobs locked)
TRIGGER	
MODE	AUTO LVL
SOURCE	CH 1
00001	- · · · ·

b. Connect a reference frequency signal from the Leveled Sine-Wave Generator to the CH 1 OR X and CH 2 input connectors via a 50 Ω BNC cable, a 5X attenuator, and a Dual-Input Coupler.

Performance Check—2445 Service

c. Set the generator output level for an 8-division display of the reference signal on CH 1.

d. Adjust either the CH 1 VAR control or the CH 2 VAR control for a minimum ADD display amplitude while leaving the other control in the calibrated detent (whichever provides the best CMRR).

e. Set the generator frequency to 50 MHz.

f. Set the SEC/DIV switch to 20 ns.

g. CHECK—ADD display amplitude is 0.4 division or less (discount trace width).

h. Set ADD and INVERT Off (buttons out) and rotate the CH 1 and CH 2 VAR controls CW to their calibrated detent positions.

i. Disconnect the test setup.

7. Check Channel Isolation.

a. Set:	
VERTICAL MODE CH 1, CH 2, CH 3, and CH 4 CHOP/ALT	On (buttons in) ALT (button out)
Input Coupling CH 1 and CH 2	50 Ω DC
VOLTS/DIV CH 1 and CH 2 CH 3 and CH 4	0.1 V 0.1 V (buttons out)
TRIGGER SOURCE	CH 1
A and B SEC/DIV	20 ns (knobs locked)

b. Connect the Leveled Sine-Wave Generator to the CH 1 OR X input connector via a 50 Ω BNC cable.

c. Set the generator frequency to 100 MHz and adjust the output level for an 8-division display.

d. CHECK—Amplitude of each trace other than CH 1 is 0.08 division or less (discount trace width).

e. Move the signal to the CH 2 input connector and change the TRIGGER SOURCE switch to CH 2.

f. CHECK—Amplitude of each trace other than CH 2 is 0.08 division or less (discount trace width).

g. Add a 50 Ω BNC termination to the BNC cable and move the signal to CH 3.

h. Set the TRIGGER SOURCE switch to CH 3 and adjust the generator output for a signal display amplitude of 8 divisions.

i. CHECK—Amplitude of each trace other than CH 3 is 0.16 division or less (discount trace width).

j. Move the signal to CH 4 input connector and set TRIGGER SOURCE to CH 4.

k. CHECK—Amplitude of each trace other than CH 4 is 0.16 division or less (discount trace width).

I. Connect the generator to the CH 1 OR X input connector.

m. Set the TRIGGER SOURCE switch to CH 1.

n. Set the generator output frequency to 150 MHz and the output level for an 8-division display.

o. CHECK—Amplitude of each trace other than CH 1 is 0.16 division or less (discount trace width).

p. Move the signal to the CH 2 input connector and set the TRIGGER SOURCE switch to CH 2.

q. CHECK—Amplitude of each trace other than CH 2 is 0.16 division or less (discount trace width).

r. Disconnect the test setup.

8. Set CH 1 and CH 2 DC Balance.

NOTE

For an accurate DC Balance setting, the instrument MUST be allowed to warmup for 20 minutes before performing the following steps.

a. Press up and hold both the CH 1 and CH 2 Input Coupling switches in the 1 M Ω AC position for approximately 1 second, then release them.

NOTE

At the completion of the automatic DC Balance, the Input Coupling settings will return to the states they previously held (if they were in those states for at least 7 seconds prior to performing the DC Balance procedure).

b. VERIFY—A moving dot display replaces the normal display for approximately 10 seconds (while the DC Balance levels are automatically reset), then the display returns to normal.

c. VERIFY—There is less than 0.2 division + 0.5 mV vertical trace shift between adjacent settings of the CH 1 and CH 2 VOLTS/DIV switches as they are rotated through each of their positions.

d. VERIFY—There is less than 1.0 division vertical trace shift as the CH 1 and CH 2 VOLTS/DIV VAR controls are rotated fully CCW.

e. VERIFY—There is less than 0.5 division vertical trace shift when the INVERT button is pressed in.

f. Return the VERTICAL VAR controls to their detent positions and turn the CH 2 INVERT function off (button out).

(button in)

(button in)

(buttons out)

9. Check CH 2 SIGNAL OUT and Cascaded Operation.

a. Set:

VERTICAL MODE	
CH 1	On
CH 2, CH 3, and CH 4	Off
BW LIMIT	On

VOLTS/DIV CH 1 and CH 2	2 mV
Input Coupling CH 1 CH 2	50 Ω DC 1 MΩ DC
A and B SEC/DIV	1 ms
TRIGGER MODE SOURCE COUPLING	AUTO LVL VERT NOISE REJ

b. Connect a 1 kHz, 2 mV standard-amplitude signal from the Calibration Generator to the CH 2 input connector via a 50 Ω BNC cable.

c. Connect the CH 2 signal from the rear-panel CH 2 SIGNAL OUT connector to the CH 1 OR X input connector via a precision 50 Ω BNC cable.

d. CHECK—Display amplitude is 4.5 to 5.5 divisions (discount trace width).

e. Set CH 1 Input Coupling to GND and align the trace with the center graticule line.

f. Return CH 1 Input Coupling to 50 Ω DC.

g. Set the CH 1 VOLTS/DIV switch to 5 mV.

h. CHECK---The baseline of the display is within 2 divisions of the ground reference set above (discount trace width).

i. Set the CH 1 Input Coupling to 1 M Ω DC.

j. CHECK—Display amplitude is 3.6 to 4.4 divisions (discount trace width).

k. Disconnect the signal from the CH 2 input connector.

I. Set the CH 1 and CH 2 Input Coupling to 50 Ω DC.

m. Press and release the BW LIMIT button to turn the function off.

Performance Check—2445 Service

n. Connect a 50 kHz signal from the Leveled Sine-Wave Generator to the CH 2 input connector via a precision 50 Ω BNC cable and a 10X attenuator.

o. Set the CH 1 VOLTS/DIV switch to 2 mV.

p. Adjust the generator output level to produce a 6-division CH 1 display.

q. Increase the generator frequency to 50 MHz.

r. CHECK-Display amplitude is 4.24 divisions or greater.

s. If the following step (step 10) is to be performed, skip part t below.

t. Disconnect the test setup.

10. Check BW LIMIT Operation.

a. Set:

VERTICAL MODE

CH 1	Off (button out)
CH 2	On (button in)
BW LIMIT	On (button in)

A and B SEC/DIV50 μs (knobs locked)VOLTS/DIVCH 210 mV

b. Connect the Leveled Sine-Wave Generator output to the CH 2 input connector via a precision 50 Ω BNC cable.

c. Set the generator frequency to 50 kHz and adjust the output level for a 6-division display on the crt.

d. Gradually increase the generator output frequency until the display amplitude decreases to 4.24 divisions.

e. CHECK—Generator frequency is between 13 MHz to 24 MHz.

f. Turn BW LIMIT off (button out).

g. Disconnect the test setup.

TRIGGERING

Equipment Required (see Table 4-1)

Leveled Sine-Wave Generator (Item 2) Function Generator (Item 4) 10X Probe (supplied with 2445) (Item 6) Precision 50 Ω BNC Cable (Item 8) 50 Ω BNC Cable (2 required) (Item 9) Dual-Input Coupler (2 required) (Item 10) 50 Ω BNC Termination (2 required) (Item 11)

Initial Control Settings.

Control settings not listed do not affect the procedure.

Set:

VERTICAL MODE CH 1 and CH 2 CH 3, CH 4, ADD and INVERT	On (buttons in) Off (buttons out)
CHOP/ALT 20 MHz BW LIMIT	ALT (button out) Off (button out)
VOLTS/DIV CH 1 CH 2 CH 1 and CH 2 VAR CH 3 and CH 4	0.1 V 0.5 V In detent 0.5 V (buttons in)
Input Coupling CH 1 CH 2	1 MΩ DC 50 Ω DC
A and B SEC/DIV	2 µs (knobs locked)
A and B SEC/DIV VAR	In detent
X10 MAG	Off (button out)
Δt and ΔV	Off (press and release until associated readout is off)
TRACKING	Off (button out)
TRACE SEP	Fully CW
TRIGGER HOLDOFF LEVEL SLOPE MODE SOURCE COUPLING	B ENDS A (fully CW) Midrange + (plus) AUTO LVL VERT DC

1. Check A and B Triggers.

NOTE

The Trigger Level Readout Accuracies are checked in the Vertical Performance Checks.

a. Refer to Table 4-4 to determine what the A Trigger requirements are and at what frequencies various checks are made.

b. Using a 50 Ω BNC cable, connect one of the following test generators to the CH 1 input connector. Select the generator that produces the proper frequency range for the conditions being tested as called out in Tables 4-4 and 4-5. When using the Leveled Sine-Wave Generator, the output must be terminated into 50 Ω (either the 50 Ω input coupling or a 50 Ω termination may be used).

- 1. Function Generator (30 kHz and 80 kHz)
- 2. Leveled Sine-Wave Generator (50 MHz to 250 MHz)

NOTE

To obtain signal amplitudes less than 1 division, first set the signal for either 4, 5, or 10 times the specified amplitude; then reduce the amplitude by a factor of 4, 5, or 10 by increasing the VOLTS/DIV settings as necessary.

c. For each combination listed in the table, set the generator Test Frequency and the 2445 TRIGGER COUPLING as indicated, performing the following steps to verify the Triggering levels in each setup. d. Set the VOLTS/DIV switch and the generator output level to obtain the test signal amplitude indicated for the particular combination being tested.

e. Set the SEC/DIV switch and the X10 MAG switch to obtain a well-defined display of the test signal.

NOTE

Normally, unless trigger sensitivity is very close to the specified limits, it is sufficient to check each of the indicated frequency-coupling combinations listed in the table in Channel 1 only; checks for Channels 2, 3 and 4 need only be done in DC COUPLING (to verify signal path).

f. CHECK—For a stably triggered display (unless otherwise indicated) for each of the Test Frequency-TRIGGER COUPLING combinations listed in Table 4-4. When testing the 250 MHz triggering, check that trigger jitter is < 50 ps (0.05 division at 10 ns/div with X10 MAG).

Test Fre-	Minim	Minimum Vertical Display Levels at Which Triggering Should Occur				
quency	TRIGGER COUPLING					
	DC	NOISE REJ	HF REJ	LF REJ	AC	
60 Hz	a	8	а	No Trigger, Freeruns	0.35 Div	
30 kHz	a	а	0.5 Div	а	a	
80 kHz	а	а	а	0.5 Div	a	
50 MHz	0.35 Div	1.2 Div	No Trigger, Freeruns at 1.2 Div	0.5 Div	0.35 Div	
150 MHz	1.0 Div	3.0 Div	No Trigger, Freeruns at 3.0 Div	1.0 Div	1.0 Div	
250 MHz	1.5 Div	4.5 Div	a	1.5 Div	1.5 Div	

Table 4-4 CH 1 or CH 2 Triggering Conditions

Not necessary to check.

g. Press in the ADD button to select the function and press and release the CH 1 button to turn off the CH 1 display.

h. Repeat the DC TRIGGER COUPLING tests of Table 4-4 while in the ADD mode.

i. Move the 50 MHz and 250 MHz signals to the CH 2 input connector and repeat the DC TRIGGER COUPLING tests of Table 4-4 while in ADD mode.

j. Press the CH 2 button in to select the channel and press and release the ADD button to turn off the ADD display.

k. Repeat the DC TRIGGER COUPLING tests of Table 4-4 while in CH 2 mode.

I. If trigger sensitivity is close to the specified limits given in steps c through k above, test all of the frequency-coupling combinations given in Table 4-4 for CH 2.

m. Move the test signal to CH 3 and CH 4 in turn and repeat parts c through f using Table 4-5.

Test Fre-	Minimum Vertical Display Levels at Which Triggering Should Occur				
quency	TRIGGER COUPLING				
	DC	NOISE REJ	HF REJ	LF REJ	AC
60 Hz	a	а	a	No Trigger, Freeruns	0.18 Div
30 kHz	а	a	0.25 Div	а	a
80 kHz	а	a	а	0.25 Div	а
50 MHz	0.18 Div	0.6 Div	No Trigger, Freeruns at 0.6 Div	0.25 Div	0.18 Div
150 MHz	0.5 Div	1.5 Div	No Trigger, Freeruns at 1.5 Div	0.5 Div	0.5 Div
250 MHz	0.75 Div	2.25 Div	а	0.75 Div	0.75 Div

Table 4-5 CH 3 or CH 4 Triggering Conditions

*Not necessary to check.

n. Set:

TRIGGER MODE LEVEL

AUTO Fully clockwise

Performance Check—2445 Service

o. Pull the B SEC/DIV knob out and set it 1 switch setting (CW) faster than the A SEC/DIV setting, then push the B SEC/DIV knob back in.

p. Verify that the crt readout displays DLY and not Δt . If Δt is displayed, press the Δt button in and release it to select the DLY function. When DLY is displayed, rotate the ΔREF OR DLY POS control CCW until the readout display indicates zero delay. (The display will indicate DLY?, which is normal.)

q. Press the A/B TRIG button to select the B TRIGGER.

r. Set B TRIGGER MODE to TRIG AFT DLY and adjust TRIGGER LEVEL for a stable signal display.

s. Repeat parts a through m for B TRIGGER, changing the A and B SEC/DIV and X10 MAG switches as required to maintain a well-defined display.

t. Disconnect the test setup.

2. Check Composite Triggering.

a. Set:

VERTICAL MODE CH 1, CH 2, CH 3, and CH 4 ADD CHOP/ALT	On (buttons in) Off (button out) ALT (button out)
Input Coupling CH 1 CH 2	50 Ω DC 1 MΩ DC
TRIGGER A/B TRIG MODE SOURCE COUPLING	A NORM VERT DC
A and B SEC/DIV	10 μs

b. Connect the Function Generator to the CH 1 and CH 2 inputs via a 50 Ω BNC cable and a Dual-Input Coupler.

c. Set the Function Generator for a 50 kHz, 1.35-division display for CH 1 and CH 2.

d. Connect the Leveled Sine-Wave Generator to the CH 3 and CH 4 input connectors using a 50 Ω BNC cable, a 50 Ω termination and a Dual-Input Coupler.

e. Set the generator output level for a 50 kHz, 0.7division display for CH 3 and CH 4.

f. CHECK—Display will trigger as the TRIGGER LEVEL control is rotated through its range.

g. Pull the B SEC/DIV knob out, rotate it to 5 $\mu s,$ and push it back in.

h. Press the A/B TRIG button and set the B TRIGGER MODE to TRIG AFT DLY.

i. Rotate the ΔREF OR DLY POS control CCW until the delay readout indicates DLY? 0.00 $\mu s.$

j. CHECK-Display will trigger as the TRIGGER LEVEL control is rotated through its range.

k. Rotate the B SEC/DIV knob back to 10 μs (knobs locked).

I. Disconnect the test setup.

3. Check Trigger Noise Rejection—All Channels.

a. Set:	
VERTICAL MODE CH 1	On (button in)
Input Coupling CH 1 and CH 2	1 MΩ DC
VOLTS/DIV CH 1 CH 2 CH 3 and CH 4	5 mV 50 mV 0.1 V (buttons out)
A and B SEC/DIV	10 µs (knobs locked)
TRIGGER MODE SOURCE	AUTO LVL VERT

b. Connect the Function Generator to the CH 1 input via a 50 Ω BNC cable and a 10X attenuator.

c. Set the Function Generator output frequency and level for a 50-kHz, 4-division display.

d. Set the CH 1 VOLTS/DIV switch to 50 mV.

e. Set the TRIGGER COUPLING switch to NOISE REJ.

f. CHECK-Display will not trigger (freeruns).

g. Pull the B SEC/DIV knob out, rotate it to 5 μs and push it back in.

h. Press the A/B TRIG button to select the B TRIGGER.

i. Set the TRIGGER MODE switch to B TRIG AFT DLY.

j. CHECK—Display will not trigger for any setting of the LEVEL control.

k. Rotate the B SEC/DIV switch back to 10 μs (knobs locked).

I. Move the input signal to CH 2, CH 3, and CH 4 in turn, selecting each channel as the display source. Repeat parts f through k for each channel.

4. Check Slope Selection and Verify Line Trigger.

a. Set:	
A and B SEC/DIV	2 ms (knobs locked)
X10 MAG	Off (button out)
TRIGGER MODE SOURCE COUPLING	AUTO LINE AC
VOLTS/DIV CH 1	5 V
Input Coupling CH 1	1 MΩ DC

$\sim \sim $	2
S CAUTION	ζ
CAUTION	3

In the next part, DO NOT connect the probe ground lead to the ac power source.

b. Attach the 10X probe to the CH 1 OR X input connector and connect the probe tip to the ac power source.

c. CHECK—Display can be triggered in both the + (plus) and - (minus) positions of the SLOPE switch using the TRIGGER LEVEL control and that the displayed slope agrees with the selected slope.

d. CHECK—Display phase shifts slightly as the TRIG-GER COUPLING switch is changed from AC to DC.

e. Disconnect the test setup.

HORIZONTAL

Equipment Required (see Table 4-1)

Leveled Sine-Wave Generator (Item 2) Calibration Generator (Item 3)

Initial Control Settings.

Control settings not listed do not affect the procedure.

Set:

VERTICAL MODE CH 1 CH 2, CH 3, CH 4, ADD, and INVERT CHOP/ALT 20 MHz BW LIMIT	On (button in) Off (buttons out) ALT (button out) Off (button out)
VOLTS/DIV CH 1 CH 1 VAR CH 3 and CH 4	0.5 V In detent 0.1 V (buttons out)
Input Coupling CH 1	50 Ω DC
A and B SEC/DIV	200 ns (knobs locked)
A and B SEC/DIV VAR	In detent
X10 MAG	Off (button out)
ΔV and Δt	Off (press and release until associated readout is off)
TRACKING	Off (button out)
TRACE SEP	Fully CW
TRIGGER HOLDOFF LEVEL SLOPE MODE SOURCE COUPLING	B ENDS A Midrange + (plus) AUTO LVL VERT DC

1. Check Horizontal Display Modes (A, A INTEN, ALT, and B).

a. Use a 50 Ω BNC cable to connect 200 ns time markers from the Time-Mark Generator to the CH 1 OR X input connector.

Time-Mark Generator (Item 5) Precision 50 Ω BNC Cable (Item 8)

b. Adjust the TRIGGER LEVEL control as necessary for a stable signal display.

c. Pull the B SEC/DIV knob out and set the B TRIGGER MODE to RUN AFT DLY.

d. Set the ΔREF OR DLY control for a DLY readout of approx 1000 ns.

e. VERIFY-An intensified zone appears on the displayed signal near graticule center.

f. Rotate the ΔREF OR DLY POS control to center the intensified zone on one of the time markers near graticule center.

g. Set the B SEC/DIV control to 50 ns (knob out).

h. Rotate the TRACE SEP control CCW to separate the the A and B sweep displays.

i. CHECK-The B sweep is displayed with the A sweep.

j. Push the B SEC/DIV knob in.

...

k. CHECK-Only the B sweep is displayed.

2. Check A and B Timing, A Cursor Accuracies, and A Cursor Range.

a. Set:	
A and B SEC/DIV	5 ns (knobs locked)
TRACE SEP	Fully CW
Δt	On (press and release for Δt display)

b. Select 5 ns time markers from the Time-Mark Generator and adjust the TRIGGER LEVEL control for a stable display.

c. Use the Horizontal POSITION control to align the 2nd time marker with the 2nd vertical graticule line (2nd from the left edge of the display).

NOTE

The 2 ns and the 5 ns time markers are sinusodial. Use either the rising or falling zero-crossings as alignment points.

d. Align the ΔREF cursor with the 2nd time marker and align the Δ cursor with the 10th time marker.

e. CHECK—The A Sweep timing and cursor readout accuracies are within the limits given in Tables 4-6 and 4-7.

NOTE

If the 2nd and 10th time markers are within ± 0.06 division of the 2nd and 10th vertical graticule lines for unmagnified sweeps and within ± 0.1 division for magnified sweeps, the sweep timing accuracy is conservatively within limits. When the timing accuracy is checked at each sweep speed, note any SEC/DIV setting at which the timing error exceeds the 0.6-division limit. Check these sweep speeds against the majordivision time-interval limits given in Table 4-7.

NOTE

For A and B SEC/DIV switch settings of 10 ns, the time-marker period is greater than 1 division when the sweep is magnified. At 1 ns per division, 1 ns per division (SEC/DIV setting of 10 ns with X10 MAG), check for 4 cycles between the 2nd and 10th vertical graticule lines (\pm 0.1 division).

f. Repeat parts c, d, and e for each A SEC/DIV-time marker combination given in Table 4-6 for both unmagnified and magnified sweeps.

A and B SEC/	Unmagnified			X10
DIV Switch	Time Markers	Limits of ∆t Cursor Readout	Time Markers	Limits of ∆t Cursor Readout
10 ns	10 ns	79.30 ns to 80.70 ns	2 ns 2 Div/cycle	7.89 ns to 8.11 ns (4 cycles)
20 ns	20 ns	158.60 ns to 161.40 ns	2 ns	15.78 ns to 16.22 ns
50 ns	50 ns	396.5 ns to 403.5 ns	5 ns	39.45 ns to 40.55 ns
0.1 μs	0.1 μs	793.0 ns to 807.0 μs	10 ns	78.90 ns to 81.10 ns
0.2 μs	0.2 μs	1586.0 ns to 1614.0 ns	20 ns	157.80 ns to 162.20 n
0.5 μs	0.5 μs	3965 ns to 4035 ns	50 ns	394.5 ns to 405.5 ns
1 μs	1 μs	7.930 μs to 8.070 μs	0.1 μs	789.0 ns to 811.0 ns
2 μs	2 μs	15.860 μs to 16.140 μs	0.2 μs	1578.0 ns to 1622.0 ns
5 μs	5 μs	39.65 μs to 40.35 μs	0.5 μs	3945 ns to 4055 ns
10 μs	10 μs	79.30 μs to 80.70 μs	1 μs	7.890 μs to 8.110 μs
20 µs	20 μs	158.60 μs to 161.40 μs	2 μs	15.780 μs to 16.220 μs
50 μs	50 μs	396.5 μs to 403.5 μs	5 μs	39.45 μs to 40.55 μs
0.1 ms	0.1 ms	793.0 μs to 807.0 μs	10 μs	78.90 μs to 81.10 μs
0.2 ms	0.2 ms	1586.0 μs to 1614.0 μs	20 µs	157.80 μs to 162.20 μ
0.5 ms	0.5 ms	3965 μs to 4035 μs	50 μs	394.5 μs to 405.5 μs
1 ms	1 ms	7.930 ms to 8.070 ms	0.1 ms	789.0 μs to 811.0 μs
2 ms	2 ms	15.860 ms to 16.140 ms	0.2 ms	1578.0 μs to 1622.0 μs
5 ms	5 ms	39.65 ms to 40.35 ms	0.5 ms	3945 μs to 4055 μs
10 ms	10 ms	79.30 ms to 80.70 ms	1 ms	7.890 ms to 8.110 ms
20 ms	20 ms	158.60 ms to 161.40 ms	2 ms	15.780 ms to 16.220 m
50 ms	50 ms	396.5 ms to 403.5 ms	5 ms	39.45 ms to 40.55 ms
SEC/DIV ONLY		(B Sweep does not	have these sweep sp	eeds)
0.1 s	0.1 s	793.0 ms to 807.0 ms	10 ms	78.90 ms to 81.10 ms
0.2 s	0.2 s	1578.0 ms to 1622.0 ms	20 ms	157.00 ms to 163.00 m
0.5 s	0.5 s	3945 ms to 4055 ms	50 ms	392.5 ms to 407.5 ms

Table 4-6 Settings for A and B Timing Accuracy Checks and A Cursor Accuracy Limits

Table 4-7				
Horizontal Timing	Accuracy	Checked A	gainst the	Graticule

			0101							
•	1 Div	2 Div	3 Div	4 Div	5 Div	6 Div	7 Div	8 Div	9 Div	10 Div
Time-marker Accuracy (X10 MAG off) Should Be	± 0.07 Div	± 0.07 Div	± 0.08 Div	± 0.09 Div	± 0.10 Div	± 0.10 Div	± 0.11 Div	± 0.12 Div	± 0.12 Div	± 0.13 Div
(with X10 MAG on)	± 0.07 Div	± 0.08 Div	± 0.1 Div	± 0.11 Div	± 0.12 Div	± 0.13 Div	± 0.14 Div	± 0.16 Div	± 0.17 Div	± 0.18 Div
As Measured Against These Time-Marker Pairs	1-2	1-3	1-4	1-5	1-6	1-7	1-8	1-9	1-10	1-11
	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	
	3-4	3-5	3-6	3-7	3-8	3-9	3-10	3-11		
	4-5	4-6	4-7	4-8	4-9	4-10	4-11			
	5-6	5-7	5-8	5-9	5-10	5-11				
	6-7	6-8	6-9	6-10	6-11					
	7-8	7-9	7-10	7-11						
	8-9	8-10	8-11							
	9-10	9 -11								
	10-11				[

Over Any

g. Rotate the ΔREF OR DLY POS control CCW until the cursor stops moving.

h. CHECK— Δ REF cursor aligns with the 1st graticule line within ± 0.2 division.

i. Rotate the Δ control CW until the cursor stops moving.

j. CHECK— $\!\!\!\!\!\Delta$ cursor aligns with the 11th graticule line within \pm 0.2 division.

k. Set the A and B SEC/DIV switches to 10 ns.

I. Rotate the \triangle REF OR DLY and the \triangle controls to precisely superimpose the cursors near the 2nd graticule line.

m. CHECK— Δt readout indicates a difference of 0.30 ns or less.

n. Rotate the \triangle REF OR DLY and the \triangle controls to precisely superimpose the cursors near the 10th graticule line.

o. CHECK— Δt readout indicates a difference of 0.30 ns or less.

p. Set:	
B SEC/DIV	10 ns (knob in)
B TRIGGER MODE	RUN AFT DLY
X10 MAG	Off (button out)
Δt	Off (DLY)
∆REF OR DLY POS	Set for zero delay

q. CHECK—The B sweep timing accuracy as in parts b through f, making sure that the A SEC/DIV switch is set slower than the B SEC/DIV switch. Disregard the cursor accuracy data.

3. Check Delta Time Accuracy using the Delayed Sweep.

a. Set:	
A SEC/DIV	20 ns
B SEC/DIV	10 ns (knob in)

X10 MAG	On (button in)
Δt	Off (DLY readout)
TRIGGER MODE SOURCE COUPLING SLOPE LEVEL	AUTO LVL VERT DC + (plus) As required for a stable display
B TRIG MODE	RUN AFT DLY

NOTE

Certain time marks from the TG 501 (and other Time-Mark Generators) will vary in width and may be displace in time. This will happen in a repeatable sequence and is caused by the loading and interaction of the 2, 5, and 10 dividers. This is most noticable with 10 ns, 20 ns, and 50 ns markers. The following procedure will use the above markers to set up the proper references but the 5 ns markers will be used to make the actual measurement. Close inspection of apparent jitter or mistrigger of the time marks will show the trigger point to be stable with the apparent jitter to be variable with unique combinations of trigger holdoff and sweep speed. This is normal behavior with this type of signal and is not an instrument defect.

It is not necessary to count the number of marks given in the tables. Switching to 10 ns, 20 ns, or 50 ns markers as required and then to 5 ns will show the proper 5 ns mark to be used.

b. Set the Time-Mark Generator for 20 ns markers. Adjust the Vertical VOLTS/DIV as required for a display of 3 to 6 divisions.

c. Adjust the Δ REF OR DLY POS control for a readout display of DLY 21.25 ns.

d. Adjust the Horizontal POSITION control CCW until the cursor stops moving, then CW to display the leading edge of the 2nd time marker near the graticule center. This becomes the reference point for the following procedure. Set the Time-Mark Generator to 5 ns and adjust the Vertical VOLTS/DIV and Trigger LEVEL as required.

e. Press and release the Δt button to obtain the Δt display and rotate the Δ control for a readout display of Δt -20.0 ns. If the time marks are not superimposed, adjust the Δ control to do so.

f. CHECK— Δ t readout is within the limits listed in Table 4-8 for the 1st 5 ns time marker; then check that the 4th through 36th time markers are within the given limits as the Δ control is rotated CW to superimpose each successive time marker on the reference time marker.

Table 4-8Delta Time Display Accuracy

Time- Marker Period and A SEC/DIV Switch Setting	B SEC/ DIV Switch Setting	Marker Super- imposed using the ∆ (Delta) Control	Delta Time Readout Accuracy Limits
20 ns	1 nsª	1st	–19.25 ns to 20.25 ns
		4th	-0.20 ns to 0.20 ns
		8th	19.25 ns to 20.25 ns
		12th	39.70 ns to 40.30 ns
		16th	59.60 ns to 60.40 ns
		20th	79.55 ns to 80.45 ns
		24th	99.50 ns to 100.50 ns
		28th	119.45 ns to 120.55 ns
		32nd	139.40 ns to 140.60 ns
		36th	159.30 ns to 160.70 ns
50 ns	1 ns ^a	1st	-49.3 ns to -50.7 ns
		20th	49.3 ns to 50.7 ns
		90th	398.3 ns to 401.70 ns

*10 ns with X10 MAG on (button in).

g. Set:	
A SEC/DIV	50 ns
Δt	Off (DLY readout)

h. Set the Time-Mark Generator for 50 ns time markers and adjust the ΔREF OR DLY POS control for a readout display of 53.2 ns.

i. Position the leading edge of the 1st time marker near graticule center using the Horizontal POSITION control. Set the Time-Mark Generator to 5 ns and adjust the Vertical VOLTS/DIV and Trigger LEVEL as required.

j. Press and release the Δt button to obtain a Δt display and adjust the Δ control for a readout display of Δt -50.00 ns. If the time markers are not superimposed, adjust the Δ control to do so.

k. CHECK— Δt readout is within the limits listed in Table 4-8 for the 1st 5 ns time marker; then check that the 30th and 100th time markers are within the given limits as the Δ control is rotated CW to superimpose each time marker on the reference time marker.

I. Set:

TRACKING/INDEP	TRACKING (button in)
A SEC/DIV	0.1 μs
B SEC/DIV	10 ns (knob out)
X10 MAG	On (button in)

m. Select 0.1 μs time markers from the Time-Mark Generator.

n. Adjust the Δ and ΔREF OR DLY POS controls for a Δt readout display of Δt 800.0 ns.

o. Adjust the Horizontal POSITION control to align the leading edge of the 2nd time marker on the A sweep with the 2nd vertical graticule line.

p. Rotate the TRACE SEP control CCW to separate the traces.

q. Adjust the Δ REF OR DLY POS control to intensify the 2nd and 10th time markers (of the A sweep) and display the leading edges of the displayed B sweep time markers in the center area of the graticule.

r. VERIFY—The horizontal distance between the leading edges of the B sweep time markers is within the conservative guideline listed in Table 4-9. If this guideline is met, accuracy between each marker is ensured, and the following CHECK step need not be performed.

s. CHECK—The horizontal distance between the leading edges of the B sweep time markers is within the specified limits given in Table 4-9. The limit given is for separation between the 2nd and 10th marker; however, separation between the 2nd marker and each succeeding marker should also be checked, calculating the limits from the specification as listed at the top of the table.

t. Repeat part r (and s if necessary) for each combination of A SEC/DIV, B SEC/DIV, and X10 MAG settings listed in Table 4-9. The Δ t readout should be set to indicate eight times the A SEC/DIV setting. At the slowest sweep speeds, the B SEC/DIV knob will need to be pushed in (B Sweep only) to increase the display repetition rate.

4. Check Delay Jitter.

a. Set:	
TRACKING	Off (button out)
A SEC/DIV	1 ms
B SEC/DIV	0.5 μ s (knob out)

b. Select 1 ms time markers from the Time-Mark Generator.

c. Align the intensified zones with the 10th time marker using the Δ REF OR DLY POS and Δ controls. Superimpose the zones to obtain a Δ t readout display of 0.000 ms.

d. Push in the B SEC/DIV knob and adjust TRACE SEP to separate the traces.

e. CHECK—For 0.8 division or less of horizontal jitter on the rising edge of both time markers.

Table 4-9 Delayed Sweep Delta Time Accuracy

A SEC/DIV and Time Markers	B SEC/DIV as Displayed on Readout	Displayed Separation of Delayed Time Markers (for 2nd and 10th markers)	
		Conservative Guideline (divisions)	Specified Limit: (±0.3% time) interval +0.1% of full scale (divisions)
0.1 μs	1 ns ^a	2.4	3.4
0.2 μs	2 nsª	2.4	3.4
0.5 μs	5 ns ^b	2.4	3.4
1 μs	10 ns	2.4	3.4
2 μs	20 ns	2.4	3.4
5 μs	50 ns	2.4	3.4
10 μs	100 ns	2.4	3.4
20 µs	200 ns	2.4	3.4
50 µs	500 ns	2.4	3.4
0.1 ms	1 μs	2.4	3.4
0.2 ms	2 μs	2.4	3.4
0.5 ms	5 μs	2.4	3.4
1 ms	10 μs	2.4	3.4
2 ms	20 μs	2.4	3.4
5 ms	50 μs	2.4	3.4
10 ms	100 μs	2.4	3.4
20 ms	200 μs	2.4	3.4
50 ms	500 μs	2.4	3.4
0.1 s	1 ms	2.4	3.4
0.2 s	2 ms	6.4	7.4
0.5 s	5 ms	6.4	7.4

^a X10 MAG On (button in).

1

^b For remainder of Table, turn X10 MAG off.

5.	Check	A and	BS	EC/DIV	VAR	Range	and
Acci	Jracy .						
a.	Set:						

A and B SEC/DIV	10 μ s (knobs locked)
A and B SEC/DIV VAR	In detent

.

Δt	Off (press and release
	to eliminate Δt
	readout)

b. Select 10 μ s time markers from the Time-Mark Generator and adjust the Time-Mark Generator variable timing control for exactly 1 time marker per division. Note the variable timing % error on the Time-Mark Generator.

c. Adjust the SEC/DIV VAR control for a sweep-speed readout (on bottom line) of 20 μs and adjust the Time-Mark Generator variable timing control for exactly 2 time markers per division.

d. CHECK—The Time-Mark Generator variable timing % of error has changed 2% or less from the reading noted in part b.

- e. Adjust the SEC/DIV VAR control fully CCW.
- f. CHECK—Sweep speed readout displays 30.0 µs.

g. Set the Time-Mark Generator variable timing control for exactly 3 time markers per division.

h. CHECK—The Time-Mark Generator variable timing % of error has changed 2% or less from the reading noted in part b.

i. Set:

A SEC/DIV	50 μs
B SEC/DIV	10 μs (knob in)
SEC/DIV VAR	CW (in detent)
Δt	Off (DLY readout)
∆REF OR DLY POS	Zero delay
B TRIGGER MODE	RUN AFT DLY

j. Repeat parts b through h for the B Sweep.

k. Rotate the SEC/DIV VAR control CW to the detent position and disconnect the test setup.

6. Check X-Axis Gain.

a. Set:	
VERTICAL MODE CH 2 CH 1, CH 3, CH 4,	On (button in)
ADD, and BW LIMIT	Off (buttons out)
A and B SEC/DIV	X-Y (knobs locked)
VOLTS/DIV CH 1 and CH 2	10 mV
Input Coupling CH 1 CH 2	1 MΩ DC 1 MΩ GND

b. Connect a 50 mV standard-amplitude signal from the Calibration Generator to the CH 1 OR X input connector via a 50 Ω BNC cable.

c. CHECK—Signal display amplitude is 4.9 to 5.1 horizontal divisions.

d. Disconnect the test setup.

7. Check X-Axis Bandwidth.

a. Set the CH 1 Input Coupling to 50 Ω DC.

b. Connect a 50 kHz signal from the Leveled Sine-Wave Generator to the CH 1 OR X input connector via a precision 50 Ω BNC cable.

c. Set the generator output for a 6-division horizontal display.

d. Change the generator frequency to 3 MHz.

e. CHECK—Signal display is ≥ 4.2 horizontal divisions.

8. Check X-Y Phase Differential.

a. Set the Leveled Sine-Wave Generator for a 1 MHz, 6division horizontal display.

b. Press and release the CH 2 VERTICAL MODE switch (CH 2 off). CH 1 displays automatically.

c. Use the CH 1 VERTICAL POSITION control to vertically center the display on the graticule.

d. CHECK-Elipse opening is 0.1 division or less, measured horizontally.

e. Press in the CH 2 VERTICAL MODE switch (CH 2 on).

f. Set the generator for a 2 MHz, 6-division horizontal display.

g. Press and release the CH 2 VERTICAL MODE switch (CH 2 off).

h. CHECK-Elipse opening is 0.3 division or less, measured horizontally.

i. Press in the CH 2 VERTICAL MODE switch (CH 2 on).

9. Check X-Axis Low-Frequency Linearity.

a. Set the Leveled Sine-Wave Generator and the CH 1 POSITION control for a 50 kHz, 2-division horizontal display centered on the graticule.

b. Use the CH 1 POSITION control to align the left edge of the signal with the left side vertical graticule line.

c. CHECK---Signal display is 1.8 to 2.2 divisions, measured horizontally.

d. Use the CH 1 POSITION control to position the right edge of the signal on the right side vertical graticule line.

e. CHECK-Signal display is 1.8 to 2.2 divisions, measured horizontally.

f. Disconnect the test setup.

CALIBRATOR, EXTERNAL Z-AXIS AND GATE OUTPUTS

Equipment Required (see Table 4-1)

Calibration Generator (Item 3) Time-Mark Generator (Item 5) Oscilloscope with 10X Probe (Item 6) 50 Ω BNC T-Connector (Item 7) 50 Ω BNC Cables (2 required) (Item 9)

Initial Control Settings.

Control settings not listed do not affect the procedure.

Set:

VERTICAL MODE CH 1 and CH 2 CH 3, CH 4, ADD, and INVERT CHOP/ALT 20 MHz BW LIMIT	On (buttons in) Off (buttons out) CHOP (button in) Off (button out)
VOLTS/DIV CH 1 and CH 2 CH 1 and CH 2 VAR	0.1 V In detent
Input Coupling CH 1 CH 2	1 MΩ DC 50 Ω DC
A and B SEC/DIV	1 ms (knobs locked)
A and B SEC/DIV VAR	In detent
X10 MAG	Off (button out)
ΔV and Δt	Off (press and release until associated readout is off)
TRIGGER HOLDOFF LEVEL SLOPE MODE SOURCE	B ENDS A (fully CW) Midrange + (plus) AUTO LVL CH 1

1. Check CALIBRATOR Repetition Rate.

COUPLING

NOTE

DC

Refer to the Adjustment Procedure to check the accuracy of the CALIBRATOR output levels.

a. Connect a 10X probe from the CALIBRATOR terminal to the CH 1 OR X input connector.

b. Connect 1 ms time markers from the Time-Mark Generator to the CH 2 input connector via a 50 Ω BNC cable.

c. Adjust the CH 2 VOLTS/DIV switch for several divisions of marker display.

d. CHECK—Horizontal drift for any time marker is 1 division or less per second (10 seconds or more for 1 marker to drift 10 horizontal divisions).

e. Set the CH 2 VERTICAL MODE switch to Off (button out).

f. CHECK—1 cycle is displayed per 2 horizontal divisions for each position of the A SEC/DIV switch from 0.1 s to 0.1 μ s.

g. Disconnect the test setup.

2. Check External Z-Axis Operation.

a. Set:	
INTENSITY	Fully clockwise
A and B SEC/DIV	1 ms
VOLTS/DIV CH 1	0.5 V

b. Connect a 1 kHz, 2 V standard-amplitude signal from the Calibration Generator to the CH 1 OR X input connector and the rear-panel EXT Z-AXIS input connector using a 50 Ω BNC T-Connector and two 50 Ω BNC cables.

c. CHECK—The positive portion of the 4-division signal display is blanked out.

d. Disconnect the test setup and adjust the crt INTENSI-TY as desired.

3. Check A and B GATE Outputs and Verify TRIGGER HOLDOFF.

a. Set:	
A SEC/DIV	100 μs
B SEC/DIV	50 μ s (knob in)
Δt	Off (DLY readout)
∆REF OR DLY POS	Zero DLY readout
TRIGGER MODE	AUTO
HOLDOFF	Minimum (CCW)

b. Connect a test oscilloscope to the A GATE OUT connector (located on the 2445 rear panel) via a 50 Ω BNC cable.

c. CHECK—Test oscilloscope displays a signal with a high level between 2.4 V and 5 V and a low level between 0 V and 0.4 V.

d. VERIFY—Duration of the high level is between 1 ms and 1.2 ms.

e. VERIFY—Duration of the low level is between 80 μs and 150 $\mu s.$

f. VERIFY—Duration of the low level increases to at least 10 times the time measured in part e when the 2445 HOLDOFF control is rotated to the maximum CW position (but not in the detent).

g. Move the 50 Ω BNC cable from the A GATE OUT connector to the B GATE OUT connector.

h. CHECK—Test oscilloscope displays a signal with a high level between 2.4 V and 5 V and a low level between 0 V and 0.4 V.

i. VERIFY—Duration of the high portion of the signal is between 500 μ s and 600 μ s.

j. Disconnect the test setup.

ADDITIONAL FUNCTIONAL VERIFICATION

Equipment Required (see Table 4-1)

10X Probe supplied with Oscilloscope (Item 6)

Initial Control Settings.

Control settings not listed do not affect the procedure.

Set:

000	
VERTICAL MODE CH 1, CH 2, CH 3, CH 4, ADD, and INVERT CHOP/ALT 20 MHz BW LIMIT	Off (buttons out) ALT (button out) Off (button out)
VOLTS/DIV CH 1 and CH 2 CH 1 and CH 2 VAR CH 3 and CH 4	0.1 V In detent 0.1 V (buttons out)
Input Coupling CH 1 and CH 2	1 MΩ DC
A and B SEC/DIV	1 ms (knobs locked)
A and B SEC/DIV VAR	In detent
X10 MAG	Off (button out)
$\Delta \textbf{V}$ and $\Delta \textbf{t}$	Off (press and release until associated readout is off)
TRACKING	Off (button out)
TRACE SEP	Fully CW
TRIGGER HOLDOFF LEVEL SLOPE A/B TRIG Select MODE SOURCE COUPLING	B ENDS A (fully CW) Midrange + (plus) A AUTO LVL VERT DC

1. Verify ALT, CHOP, and ADD Modes and TRACE SEP.

a. VERIFY-CH 1 trace is visible with no VERTICAL MODE buttons selected (all out).

b. Press the CH 2 VERTICAL MODE button in.

c. VERIFY—CH 1 trace is not displayed and the CH 2 trace is displayed.

d. Press the CH 1 VERTICAL MODE button in.

NOTE

Separate the traces by approximately 1 division using the VERTICAL POSITION controls. Do not position either trace precisely at graticule center.

e. VERIFY-Both the CH 1 and the CH 2 traces are displayed.

f. Press in the ADD button.

g. VERIFY-A third trace (ADD) is displayed.

h. Press in the CH 3 VERTICAL MODE button.

i. VERIFY-The CH 3 trace is added to the display.

j. Press in the CH 4 VERTICAL MODE button.

k. VERIFY-The CH 4 trace is added to the display.

I. Set the A and B SEC/DIV controls to 50 ms (knobs locked).

m. VERIFY---5 traces are alternately displayed in the following sequence: CH 1, CH 2, ADD, CH 3, CH 4.

n. Set the TRIGGER MODE switch to SGL SEQ.

o. VERIFY-After the current sequence of traces is complete, no further traces are displayed.

p. Set the TRIGGER SOURCE switch to LINE.

q. Press down and release the TRIGGER MODE switch.

r. VERIFY—Each time the TRIGGER MODE switch is pressed down and released, the 5 signal traces appear once (in sequence), the readout display flashes once and the scale illumination flashes on and off.

s. Set the TRIGGER MODE switch to AUTO LVL and press the CHOP button in.

t. VERIFY-The 5 traces appear to be displayed simultaneously.

u. Set:

TRIGGER		the posit
SOURCE	CH 4	
A SEC/DIV	20 µs	a. Set:
B SEC/DIV	10 μ s (knob out and rotated)	VOLTS/E CH 1,
CHOP/ALT	ALT (button out)	and C
TRACE SEP	CCW until traces are separated	b. Conn

v. VERIFY—An alternate B sweep trace appears for each A sweep trace (10 traces total).

2. Verify BEAM FIND Operation.

a. Set:	
A and B SEC/DIV	1 ms (knobs locked)
VERTICAL MODE CH 1 CH 2, CH 3,	On (button in)
CH 4 and ADD	Off (buttons out)
X10 MAG	On (button in)
Horizontal POSITION	Midrange
Vertical POSITION	Midrange

b. Press and hold the BEAM FIND button in.

c. VERIFY—The trace is less than 10 divisions long and remains in the graticule area as the CH 1 POSITION control and the Horizontal POSITION control are rotated through their complete ranges.

d. Release the BEAM FIND button and set the VERTI-CAL POSITION and Horizontal POSITION controls to midrange.

3. Check Probe Encoding.

NOTE

Refer to Figure 2-8, Readout Display Locations, for the positioning of the readout display information.

VOLTS/DIV CH 1, CH 2, CH 3, and CH 4 0.1 V

b. Connect the standard accessory 10X probe (encoded) to the CH 1 input connector.

c. CHECK-CH 1 readout changes from 100 mV to 1 V.

d. Move the probe to CH 2 and repeat part c for that channel.

e. Move the probe to CH 3.

f. CHECK-Readout changes from 0.1 to 1.

g. Move the probe to CH 4 and repeat part f for that channel.

h. Disconnect test setup.